

High-Speed CAN Transceiver with Signal Improvement Capability (SIC)

UMCAN1057SVS8 SOP8
UMCAN1057SVDA DFN8 3.0×3.0

1 Description

The UMCAN1057S is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed CAN applications in the automotive industry, providing differential transmit and receive capability to (a microcontroller with) a CAN protocol controller. The UMCAN1057S offers improved ElectroMagnetic Compatibility (EMC) and ElectroStatic Discharge (ESD) performance, and also features:

- Ideal passive behavior to the CAN bus when the supply voltage is off.
- Variants with a V_{IO} pin allows for direct interfacing with 3.3 V and 5 V supplied microcontrollers.

The UMCAN1057S implements the CAN physical layer as defined in ISO 11898-2:2024 and SAE J2284-1 to SAE J2284-5. The UMCAN1057S includes CAN signal improvement capability (SIC), as defined in ISO 11898-2:2024 parameter set C. CAN signal improvement significantly reduces signal ringing in a network, allowing reliable CAN FD communication to function in larger topologies. In addition, the UMCAN1057S features a much tighter bit timing symmetry performance to enable CAN FD communication up to 8 Mbit/s. These features make the UMCAN1057S an excellent choice for all types of HS-CAN networks, in nodes that do not require a standby mode with wake-up capability via the bus.

2 Applications

- Automotive Industry
- Industrial Control
- Wireless Infrastructure

3 Features

- ISO 11898-2:2024 and SAE J2284-1 to SAE J2284-5 compliant
- Implements CAN Signal Improvement Capability as defined in ISO 11898-2:2024 parameter set C to significantly reduce signal ringing effects in a network
- Tighter bit timing symmetry performance versus standard CAN FD transceivers allowing for data rates up to 8 Mbit/s
- Optimized for use in 12 V automotive systems
- Supply Voltage: 4.5V to 5.5V
- V_{IO} level shifting supports: 2.9V to 5.5V
- Transceiver disengages from the bus when not powered up (zero load)
- High ElectroStatic Discharge (ESD) handling capability on the bus pins
- Transmit Data (TXD) dominant time-out function
- Undervoltage detection on pins V_{CC} and V_{IO}
- Thermally protected

4 Ordering Information

Part Number	Marking Code	Package Type	Shipping Qty
UMCAN1057SVS8	1057SVS8	SOP8	3000pcs/13Inch Tape & Reel
UMCAN1057SVDA	1057SV	DFN8 3.0×3.0	3000pcs/13Inch Tape & Reel

5 Pin Configuration and Function





	 <p>XX: Week Code UMCAN1057SVS8 SOP8</p>
	 <p>XX: Week Code UMCAN1057SVDA DFN8 3.0×3.0</p>

Table 5-1. Pin Functions

Pin No.	Symbol	Description
1	TXD	Transmit data input
2	GND	Ground (Note1)
3	VCC	Supply voltage
4	RXD	Receive data output; reads out data from the bus lines
5	V _{IO}	Supply voltage for I/O level adapter;
6	CANL	Low-level CAN bus line
7	CANH	High-level CAN bus line
8	S	Silent mode control input

Note 1: DFN8 package die supply ground is connected to both the GND pin and the exposed center pad. The GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is recommended that the exposed center pad also be soldered to board ground.

6 Specifications

6.1 Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{CC}	Bus supply voltage		4.5		5.5	V
V _{IO}	Supply voltage I/O level shifter		2.9		5.5	V
T _A	Operating ambient temperature		-40		125	°C

6.2 Absolute Maximum Ratings (Note 1, 2)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _I	Voltage range on CANH, CANL		-40		+40	V
	Voltage range on V _{CC} , V _{IO}		-0.3		+7	V
	Voltage range on any other pin	Note 3	-0.3		V _{IO} +0.3	V
V _{DIF}	Voltage range between CANH and CANL		-40		+40	V
V _{trr}	Transient voltage on CANH, CANL pins (Note 4)	pulse 1	-100			V
		pulse 2a			+75	V
		pulse 3a	-150			V
		pulse 3b			+100	V
V _{ESD}	Contact discharge, per IEC 61000-4-2	Bus pins		±10		kV
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	All pins		±8		kV
	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002	All pins		±2		kV
I _{LU}	Latch up, per JEDEC JESD78	Class II		200		mA
T _{VJ}	Virtual junction temperature		-40		150	°C
T _{STG}	Storage temperature		-55		150	°C

Note 1: Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

Note 2: All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

Note 3: Maximum voltage should never exceed 7 V.

Note 4: Verified by an external test house according to IEC TS 62228, Section 4.2.4; parameters for standard pulses defined in ISO 7637.

6.3 Electrical Characteristics (Static) (Note 1)

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; $V_{CC} = 4.5\text{V}$ to 5.5V ; $V_{IO} = 2.9\text{V}$ to 5.5V ; $R_L = 60\Omega$; $C_L = 100\text{pF}$ unless otherwise specified; All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Supply; pin VCC						
V_{CC}	Supply voltage		4.5		5.5	V
V_{UVD}	Undervoltage detection voltage on pin VCC		3.5	4	4.3	V
I_{CC}	Supply current	Normal mode; TXD = 0 V; short circuit on bus lines; $-3\text{V} < (\text{CANH}=\text{CANL}) < 18\text{V}$		80	110	mA
		Normal mode; TXD = V_{IO}		1.6	5	mA
		Normal mode; TXD = 0 V	20	45	60	mA
		Silent mode; TXD = V_{IO}	0.1		2	mA
I/O level adapter supply; pin VIO						
V_{IO}	Supply voltage on pin VIO		2.9		5.5	V
V_{UVD}	Undervoltage detection voltage on pin VIO		2.1		2.8	V
I_{IO}	Supply current on pin VIO	Normal mode; TXD = 0V		165	300	μA
		Normal mode; TXD = V_{IO}		15	30	μA
		Silent mode		15	30	μA
Mode control inputs; pins S						
V_{IH}	High-level input voltage		$0.7V_{IO}$			V
V_{IL}	Low-level input voltage				$0.3V_{IO}$	V
I_{IH}	High-level input current	$V_{IN} = V_{IO}$	1		10	μA
I_{IL}	Low-level input current	$V_{IN} = 0\text{V}$	-1		-1	μA

6.3 Electrical Characteristics (Static)---continued (Note 1)

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; $V_{CC} = 4.5\text{V}$ to 5.5V ; $V_{IO} = 2.9\text{V}$ to 5.5V ; $R_L = 60\Omega$; $C_L = 100\text{pF}$ unless otherwise specified; All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
CAN transmit data input; pin TXD						
V_{IH}	High-level input voltage		$0.7V_{IO}$			V
V_{IL}	Low-level input voltage				$0.3V_{IO}$	V
I_{IH}	High-level input current	$V_{IN} = V_{IO}$	-5		5	μA
I_{IL}	Low-level input current	$V_{IN} = 0\text{ V}$	-270	-100	-30	μA
C_I	Input capacitance			5	10	pF
CAN receive data output; pin RXD						
I_{OH}	High-level output current	$\text{RXD} = V_{IO} - 0.4\text{ V}$	-9	-1.5		mA
I_{OL}	Low-level output current	$\text{RXD} = 0.4\text{ V}$		1.5	12	mA
Driver						
$V_{O(\text{DOM})}$	Dominant output voltage	$\text{TXD} = 0\text{ V}; t < t_{\text{TO}(\text{DOM})\text{TXD}};$ $50\ \Omega \leq R_L \leq 65\ \Omega;$ pin CANH	2.75	3.5	4.5	V
		$\text{TXD} = 0\text{ V}; t < t_{\text{TO}(\text{DOM})\text{TXD}};$ $50\ \Omega \leq R_L \leq 65\ \Omega;$ pin CANL	0.5	1.5	2.25	V
$V_{\text{OD}(\text{DOM})}$	Dominant differential output voltage	$\text{TXD} = 0\text{ V}; t < t_{\text{TO}(\text{DOM})\text{TXD}};$ $50\ \Omega \leq R_L \leq 65\ \Omega;$	1.5		3	V
		$\text{TXD} = 0\text{ V}; t < t_{\text{TO}(\text{DOM})\text{TXD}};$ $45\ \Omega \leq R_L \leq 70\ \Omega;$	1.4		3.3	V
		$\text{TXD} = 0\text{ V}; t < t_{\text{TO}(\text{DOM})\text{TXD}};$ $R_L = 2240\ \Omega;$	1.5		5	V
$V_{\text{O}(\text{REC})}$	Recessive output voltage	Normal or silent mode; $\text{TXD} = V_{IO}; R_L = \text{open}$	2	$0.5V_{CC}$	3	V
$V_{\text{OD}(\text{REC})}$	Recessive differential output voltage	Normal or silent mode; $\text{TXD} = V_{IO}; R_L = \text{open}$	-50		50	mV
$V_{\text{SYM}(\text{DOM})}$	Dominant output voltage symmetry, $V_{CC}\text{-CANH-CANL}$	$\text{TXD} = 0\text{ V}; t < t_{\text{TO}(\text{DOM})\text{TXD}};$ $R_L = 60\ \Omega$	-400		400	mV

6.3 Electrical Characteristics (Static)---continued (Note 1)

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; $V_{CC} = 4.5\text{V}$ to 5.5V ; $V_{IO} = 2.9\text{V}$ to 5.5V ; $R_L = 60\Omega$; $C_L = 100\text{pF}$ unless otherwise specified; All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{\text{SYM(TX)}}$	Transmitter output voltage symmetry, $(\text{CANH}+\text{CANL})/V_{CC}$	$\text{TXD} = 250\text{ kHz}, 1\text{ MHz}, 2.5\text{MHz}; R_L = 60\ \Omega; C_{\text{SPLIT}} = 4.7\text{ nF}$	$0.9V_{CC}$		$1.1V_{CC}$	V
$V_{\text{CM(STEP)}}$	Common mode voltage step	See figure 7-4	-150		150	mV
$V_{\text{CM(PP)}}$	Peak-to-peak common mode voltage	See figure 7-4	-400		400	mV
$I_{\text{OS(DOM)}}$	Dominant short-circuit output current	$\text{TXD} = 0\text{ V}; t < t_{\text{TO(DOM)TXD}}; V_{CC} = 5\text{ V}; \text{CANH} = -15\text{ V to } 40\text{ V}; \text{pin CANH}$	-100	-70		mA
		$\text{TXD} = 0\text{ V}; t < t_{\text{TO(DOM)TXD}}; V_{CC} = 5\text{ V}; \text{CANL} = -15\text{ V to } 40\text{ V}; \text{pin CANL}$		70	100	mA
$I_{\text{OS(REC)}}$	Recessive short-circuit output current	Normal mode; $\text{TXD} = V_{IO}; -27\text{ V} \leq \text{CANH} = \text{CANL} \leq 32\text{ V}$	-5		5	mA
Receiver						
V_{TH}	Differential receiver threshold voltage	Normal or silent mode; $-15\text{ V} \leq \text{CANH}, \text{CANL} \leq 15\text{ V}$	0.5		0.9	V
$V_{\text{ID(REC)}}$	Receiver recessive voltage	Normal or silent mode; $-15\text{ V} \leq \text{CANH}, \text{CANL} \leq 15\text{ V}$ (Note2)	-4		0.5	V
$V_{\text{ID(DOM)}}$	Receiver recessive voltage	Normal or silent mode; $-15\text{ V} \leq \text{CANH}, \text{CANL} \leq 15\text{ V}$ (Note2)	0.9		9	V
V_{HYS}	Differential receiver hysteresis voltage	Normal or silent mode; $-15\text{ V} \leq \text{CANH}, \text{CANL} \leq 15\text{ V}$	50		300	mV
$I_{\text{LKG(PD)}}$	Unpowered Leakage current	$V_{CC} = V_{IO} = 0\text{ V}$ or shorted to GND via $47\text{ k}\Omega$; $\text{CANH} = \text{CANL} = 5\text{ V}$	-5		18	μA
R_I	Input resistance	$-2\text{ V} \leq \text{CANH}, \text{CANL} \leq 7\text{ V}$ (Note2)	15	30	40	$\text{k}\Omega$
ΔR_I	Input resistance deviation, $[1 - (R_{\text{IN(CANH)}}/R_{\text{IN(CANL)}})] \times 100\%$	$0\text{ V} \leq \text{CANH}, \text{CANL} \leq 5\text{ V}$ (Note2)	-3		3	%

6.3 Electrical Characteristics (Static)---continued (Note 1)

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; $V_{CC} = 4.5\text{V}$ to 5.5V ; $V_{IO} = 2.9\text{V}$ to 5.5V ; $R_L = 60\Omega$; $C_L = 100\text{pF}$ unless otherwise specified; All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_{ID}	Differential input resistance	$-2\text{ V} \leq \text{CANH}, \text{CANL} \leq 7\text{ V}$ (Note3)	30	60	80	$\text{k}\Omega$
C_{IN}	Common-mode input capacitance to ground	Note3			20	pF
C_{ID}	Differential input capacitance	Note3			10	pF
Thermal Protection						
$T_{J(SD)}$	Shutdown junction temperature	Note3		185		$^{\circ}\text{C}$

Note 1: $V_{IO} = V_{CC}$ in non-VIO product variants.

Note 2: Not tested in production; guaranteed by design.

6.4 Electrical Characteristics (Dynamic)

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; $V_{CC} = 4.5\text{V}$ to 5.5V ; $V_{IO} = 2.9\text{V}$ to 5.5V ; $R_L = 60\Omega$; $C_L = 100\text{pF}$ unless otherwise specified; all voltages are defined with respect to ground.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
CAN timing characteristics according to ISO 11898-2:2024; see Figure 7-1 and Figure 7-3						
$t_{D(\text{TXDL-RXDL})}$	Delay time from TXD LOW to RXD LOW	Normal mode; $R_L = 60\ \Omega$, $C_L = 100\ \text{pF}$			255	ns
$t_{D(\text{TXDH-RXDH})}$	Delay time from TXD HIGH to RXD HIGH	Normal mode; $R_L = 60\ \Omega$, $C_L = 100\ \text{pF}$			255	ns
CAN timing characteristics according to ISO 11898-2:2024; $V_{CC} = 4.75\ \text{V}$ to $5.25\ \text{V}$; see Figure 7-1, Figure 7-3 and Figure 7-5;						
$t_{D(\text{TXD-BUSDOM})}$	Delay time from TXD to bus dominant	Normal mode; $R_L = 60\ \Omega$, $C_L = 100\ \text{pF}$			80	ns
$t_{D(\text{TXD-BUSREC})}$	Delay time from TXD to bus recessive	Normal mode; $R_L = 60\ \Omega$, $C_L = 100\ \text{pF}$			80	ns
$t_{D(\text{BUSDOM-RXD})}$	Delay time from bus dominant to RXD	Normal mode; $C_{L(\text{RXD})} = 15\ \text{pF}$			110	ns
$t_{D(\text{BUSREC-RXD})}$	Delay time from bus recessive to RXD	Normal mode; $C_{L(\text{RXD})} = 15\ \text{pF}$			110	ns
$t_{D(\text{TXDL-RXDL})}$	Delay time from TXD LOW to RXD LOW	Normal mode; $R_L = 60\ \Omega$, $C_L = 100\ \text{pF}$, $C_{L(\text{RXD})} = 15\ \text{pF}$			190	ns
$t_{D(\text{TXDH-RXDH})}$	Delay time from TXD HIGH to RXD HIGH	Normal mode; $R_L = 60\ \Omega$, $C_L = 100\ \text{pF}$, $C_{L(\text{RXD})} = 15\ \text{pF}$			190	ns
$t_{\text{SIC}(\text{TXD})\text{BASE}}$	delay time from TXD to bus active recessive end	Normal mode (Note 1)	355		480	ns
CAN FD timing characteristics according to ISO 11898-2:2024 parameter set C ($t_{\text{BIT}(\text{TXD})} \geq 125\ \text{ns}$, up to 8 Mbit/s; $V_{CC} = 4.75\ \text{V}$ to $5.25\ \text{V}$; see Figure 7-1 and Figure 7-3); (Note 2)						
$\Delta t_{\text{BIT}(\text{BUS})}$	Transmitted recessive bit width deviation	$\Delta t_{\text{BIT}(\text{BUS})} = t_{\text{BIT}(\text{BUS})} - t_{\text{BIT}(\text{TXD})}$	-10		10	ns
Δt_{REC}	Receiver timing symmetry	$\Delta t_{\text{REC}} = t_{\text{BIT}(\text{RXD})} - t_{\text{BIT}(\text{BUS})}$	-20		15	ns
$\Delta t_{\text{BIT}(\text{RXD})}$	Received recessive bit width deviation	$\Delta t_{\text{REC}} = t_{\text{BIT}(\text{RXD})} - t_{\text{BIT}(\text{TXD})}$	-30		20	ns

6.4 Electrical Characteristics (Dynamic) ---continued

$T_J = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; $V_{CC} = 4.5\text{V}$ to 5.5V ; $V_{IO} = 2.9\text{V}$ to 5.5V ; $R_L = 60\Omega$; $C_L = 100\text{pF}$ unless otherwise specified; all voltages are defined with respect to ground.

CAN FD timing characteristics according to ISO 11898-2:2024 parameter set B ($t_{\text{BIT(TXD)}} \geq 200\text{ ns}$, up to 5 Mbit/s); See figure 7-1 and figure 7-3						
$\Delta t_{\text{BIT(BUS)}}$	Transmitted recessive bit width deviation	$\Delta t_{\text{BIT(BUS)}} = t_{\text{BIT(BUS)}} - t_{\text{BIT(TXD)}}$	-45		10	ns
Δt_{REC}	Receiver timing symmetry	$\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(BUS)}}$	-45		15	ns
$\Delta t_{\text{BIT(RXD)}}$	Received recessive bit width deviation	$\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(TXD)}}$	-80		20	ns
CAN FD timing characteristics according to ISO 11898-2:2024 parameter set A ($t_{\text{BIT(TXD)}} \geq 500\text{ ns}$, up to 2 Mbit/s); See figure 7-1 and figure 7-3						
$\Delta t_{\text{BIT(BUS)}}$	Transmitted recessive bit width deviation	$\Delta t_{\text{BIT(BUS)}} = t_{\text{BIT(BUS)}} - t_{\text{BIT(TXD)}}$	-65		30	ns
Δt_{REC}	Receiver timing symmetry	$\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(BUS)}}$	-65		40	ns
$\Delta t_{\text{BIT(RXD)}}$	Received recessive bit width deviation	$\Delta t_{\text{REC}} = t_{\text{BIT(RXD)}} - t_{\text{BIT(TXD)}}$	-100		50	ns
Dominant time-out time; pin TXD; (Note 3)						
$t_{\text{TO(DOM)TXD}}$	TXD dominant time-out time	Normal mode; TXD = 0V	0.8	2.6	6.5	ms

Note 1: Not tested in production; guaranteed by design.

Note 2: Compliance with parameter set C requirements implies compliance for parameter sets A ($t_{\text{BIT(TXD)}} \geq 500\text{ ns}$, up to 2 Mbit/s) and B ($t_{\text{BIT(TXD)}} \geq 200\text{ ns}$, up to 5 Mbit/s).

Note 3: Time-out occurs between the min and max values. Time-out is guaranteed not to occur below the min value; time-out is guaranteed to occur above the max value.

7 Parameter Measurement Information




Figure 7-1. CAN transceiver timing test circuit




Figure 7-2. Test circuit for measuring transceiver transmitter driver symmetry




Figure 7-3. CAN FD timing definitions according to ISO 11898-2:2024

7 Parameter Measurement Information (continued)




Figure 7-4. CAN bus common-mode voltage according to SAE 1939-14




Figure 7-5. UMCAN1057S transmitter impedance and timing diagram for dominant-to-passive recessive transition

8 Block diagram




Figure 8-1. Block diagram

9 Detailed Description

9.1 Functional Description

The UMCAN1057S is a high-speed CAN stand-alone transceiver with Silent mode. It combines the functionality of transceiver with improved EMC and ESD handling capability. Improved slope control and high DC handling capability on the bus pins provides additional application flexibility. The UMCAN1057S allows for direct interfacing to microcontrollers with supply voltages down to 3.3 V.

9.2 Operating modes

The UMCAN1057S supports two operating modes, Normal and Silent, which are selected via pin S. See Table 1 for a description of the operating modes under normal supply conditions.

Table 9-1. Operating modes

Mode	Inputs		Outputs	
	Pin S	Pin TXD	CAN driver	Pin RXD
Normal	LOW	LOW	dominant	Active (Note1)
	LOW	HIGH	recessive	Active (Note1)
Silent	HIGH	X (Note2)	recessive	Active (Note1)

Note1: LOW if the CAN bus is dominant, HIGH if the CAN bus is recessive.

Note2: 'X' = Don't care.

9.2.1 Normal mode

A LOW level on pin S selects Normal mode. In this mode, the transceiver is able to transmit and receive data via the bus lines CANH and CANL (see Figure 8-1 for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD. The slopes of the output signals on the bus lines are controlled internally and are optimized in a way that guarantees the lowest possible ElectroMagnetic Emission (EME).

9.2.2 Silent mode

A HIGH level on pin S selects Silent mode. In Silent mode the transmitter is disabled, releasing the bus pins to recessive state. All other IC functions, including the receiver, continue to operate as in Normal mode. Silent mode can be used to prevent a faulty CAN controller from disrupting all network communications.

9.3 Fail-Safe Features

9.3.1 TXD dominant time-out function

A ‘TXD dominant time-out’ timer is started when pin TXD is set LOW. If the LOW state on pin TXD persists for longer than $t_{TO(DOM)TXD}$, the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD is set HIGH.

9.3.2 Internal biasing of TXD and S input pins

Pin TXD has an internal pull-up to V_{IO} and pins S has internal pull-downs to GND. This ensures a safe, defined state in case one or more of these pins is left floating.

9.3.3 Undervoltage detection on pins V_{IO}

Should V_{IO} drop below the undervoltage detection levels ($V_{UVD(VIO)}$), the transceiver will switch off and disengage from the bus (zero load) until V_{IO} have recovered.

9.3.4 Over temperature protection

The output drivers are protected against over temperature conditions. If the operating junction temperature exceeds the shutdown junction temperature, $T_{J(SD)}$, the output drivers will be disabled until the operating junction temperature falls below $T_{J(SD)}$ and TXD becomes recessive again. Including the TXD condition ensures that output driver oscillations due to temperature drift are avoided.

9.3.5 V_{IO} supply pin

Pin V_{IO} should be connected to the microcontroller supply voltage. This will adjust the signal levels of pins TXD, RXD and S to the I/O levels of the microcontroller.

9.4 Signal Improvement

Signal improvement is an additional capability added to CAN FD transceiver that enhances the maximum data rate achievable in complex star topologies by minimizing signal ringing. Signal ringing is the result of reflections caused by impedance mismatch at various points in a CAN network due to the nodes that act as stubs.

Recessive-to-dominant signal edge is usually clean as it is strongly driven by the transmitter. Transmitter output impedance of CAN transceiver is $\approx 50 \Omega$ and matches to the network characteristic impedance. For a regular CAN FD transceiver, dominant-to-recessive edge is when the driver output impedance goes to $\approx 60 k\Omega$ and signal reflected back experiences impedance mismatch which causes ringing. UMCAN1057S resolves this issue by TX-based Signal improvement capability (SIC). The device continues to drive the bus recessive until $t_{SIC(TXD)BASE}$ so that reflections die down and recessive bit is clean at sampling point. In the active recessive phase, transmitter output impedance is low ($\approx 100 \Omega$). After this phase is over and device goes to passive recessive phase, driver output impedance goes to High-Z. This phenomenon is explained at Figure 7-5.

10 Application Information





Figure 10-1. Typical application of the UMCAN1057S

Note1: Optional, depends on regulator


Package Information

SOP8

Outline Drawing




Land Pattern




DFN8 3.0×3.0


Outline Drawing



Land Pattern



Packing Information



Part Number	Package Type	Carrier Width (W)	Pitch (P0)	Pitch (P1)	Reel Size (D)	PIN 1 Quadrant
UMCAN1057SVS8	SOP8	12 mm	4 mm	8 mm	330 mm	Q1
UMCAN1057SVDA	DFN8 3.0×3.0	12 mm	4 mm	8 mm	330 mm	Q1

GREEN COMPLIANCE

Union Semiconductor is committed to environmental excellence in all aspects of its operations including meeting or exceeding regulatory requirements with respect to the use of hazardous substances. Numerous successful programs have been implemented to reduce the use of hazardous substances and/or emissions.

All Union components are compliant with the RoHS directive, which helps to support customers in their compliance with environmental directives. For more green compliance information, please visit:

<https://www.union-ic.com/Quality.html>

IMPORTANT NOTICE

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Union assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any update. Union reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible.