

## ***4-Bits Bidirectional Multi-Voltage Level Translator for Open-Drain and Push-Pull Application***

**UMLSF0204 TSSOP14/CSP12 1.9×1.4/QFN12 1.7×2.0/QFN14 3.5×3.5**  
**UMLSF0204D TSSOP14/CSP12 1.9×1.4/QFN12 1.7×2.0/QFN14 3.5×3.5**

### **1 Description**

The UMLSF0204 series operate from 0.8 V to 4.5 V ( $V_{REF\_A}$ ) and 1.8 V to 5.5 V ( $V_{REF\_B}$ ). This range allows for bidirectional voltage translations between 0.8 V and 5.0 V without the need for a direction terminal in open-drain or push-pull applications. The device supports speed greater than 100MHz (200Mbps) for open-drain systems with 15 pF capacitive load and 165Ω pull-up resistor.

When the An or Bn port is low, the switch is in the On-state and a low resistance connection exists between the An and Bn ports. The low  $R_{ON}$  of the switch allows minimal propagation delay and signal distortion. The voltage on the A or B side will be limited to  $V_{REF\_A}$  and can be pulled up to any level between  $V_{REF\_A}$  and 5 V. The ability to set up different voltage translation levels on each channel allows a seamless translation between higher and lower voltages selected by the user without the need for a direction pin which minimizes system effort.

The EN pin of the UMLSF0204 is high, the translator switch is on, and the An I/O is connected to the Bn I/O. On the contrary, the EN pin of the UMLSF0204D is low-active.

The UMLSF0204 series are available in CSP12 1.9×1.4, QFN12 1.7×2.0, QFN14 3.5×3.5 and TSSOP14 packages.


### **2 Features**

- Bidirectional voltage translation with no direction pin
- $I_{OFF}$  supports partial power-down mode operation
- Allow bidirectional voltage level translation between:
  - 0.8 V ↔ 1.8, 2.5, 3.3, 5 V
  - 1.2 V ↔ 1.8, 2.5, 3.3, 5 V
  - 1.8 V ↔ 2.5, 3.3, 5 V
  - 2.5 V ↔ 3.3, 5 V
  - 3.3 V ↔ 5 V
- ESD protection exceeds JESD22
  - ±5000V Human body model
  - ±2000V Charged-device model
- Up translation
  - ≤ 100MHz (200Mbps);  $C_L \leq 30$  pF
  - ≤ 40MHz (80Mbps);  $C_L = 50$  pF
- Down translation
  - ≥ 100MHz (200Mbps);  $C_L \leq 30$  pF
  - ≥ 40MHz (80Mbps);  $C_L = 50$  pF
- Low standby current
- 5 V Tolerance I/O port to support TTL
- Low  $R_{ON}$  provides less signal distortion
- High-impedance I/O terminals when EN is not activated
- Latch-up performance exceeds 200 mA per JESD 78, Class II

### **3 Applications**

- GPIO, MDIO, PMBus, SMBus, SDIO, UART, I<sup>2</sup>C and other interfaces in telecom infrastructure
- Personal computing
- Industrial
- Automotive


#### 4 Simplified Schematic





#### 5 Ordering Information

Part Number	Mark Code	Package Type	Shipping Qty
UMLSF0204UE	LSF0204	TSSOP14	3000pcs/13Inch Tape & Reel
UMLSF0204H	EBE	CSP12 1.9×1.4	3000pcs/7Inch Tape & Reel
UMLSF0204QA	APD	QFN12 1.7×2.0	3000pcs/7Inch Tape & Reel
UMLSF0204QS	UMLSF0204	QFN14 3.5×3.5	3000pcs/7Inch Tape & Reel
UMLSF0204DUE	LSF0204D	TSSOP14	3000pcs/13Inch Tape & Reel
UMLSF0204DH	EBF	CSP12 1.9×1.4	3000pcs/7Inch Tape & Reel
UMLSF0204DQA	APE	QFN12 1.7×2.0	3000pcs/7Inch Tape & Reel
UMLSF0204DQS	UMLSF0204D	QFN14 3.5×3.5	3000pcs/7Inch Tape & Reel

**6 Pin Configuration and Function**



6 Pin Configuration and Function (continued)

<p style="text-align: center;"><b>(Top View)</b></p> 	<div style="border: 1px solid black; padding: 10px; text-align: center;"> <p>APD <math>\Sigma</math></p> <p>●</p> </div> <p><b>M: Month Code</b> <b>UMLSF0204QA</b> <b>QFN12 1.7×2.0</b></p>
<p style="text-align: center;"><b>(Top View)</b></p> 	<div style="border: 1px solid black; padding: 10px; text-align: center;"> <p>UMLSF 0204 XX</p> <p>●</p> </div> <p><b>XX: Week Code</b> <b>UMLSF0204QS</b> <b>QFN14 3.5×3.5</b></p>
	<div style="border: 1px solid black; padding: 10px; text-align: center;"> <p>UMLSF 0204D XX</p> <p>●</p> </div> <p><b>XX: Week Code</b> <b>UMLSF0204DQS</b> <b>QFN14 3.5×3.5</b></p>

## 6 Pin Configuration and Function (continued)

### 6.1 Mapping for UMLSF0204H and UMLSF0204DH

**Transparent Top View**

	A	B	C	D
3	A1	A2	A3	A4
2	VREF_B	VREF_A	EN	GND
1	B1	B2	B3	B4

Table 6-1. Pin Functions

Pin Name	Function
VREF_A	Reference supply voltage.
A1	Input/output 1.
A2	Input/output 2.
A3	Input/output 3.
A4	Input/output 4.
GND	Ground.
EN	Switch enable input. Referenced to $V_{REF\_A}$ . EN is high-active for UMLSF0204; EN is low-active for UMLSF0204D.
NC	No connection. Not internally connected.
B4	Input/output 4.
B3	Input/output 3.
B2	Input/output 2.
B1	Input/output 1.
VREF_B	Reference supply voltage.

## 7 Specifications

### 7.1 Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Value	Unit
V <sub>I</sub>	Input Voltage (Note 2)	-0.5 to +7	V
V <sub>IO</sub>	Input/output voltage (Note 2)	-0.5 to +7	V
V <sub>ESD</sub>	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	±5000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101	±2000	V
	Continuous channel current	128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	mA
T <sub>J</sub>	Operating Junction Temperature	-40 to +150	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C

Note 1: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Note 2: The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.

### 7.2 Recommended Operating Conditions

Over recommended operating free-air temperature range (unless otherwise noted).

Symbol	Parameter	Min	Max	Unit
V <sub>IO</sub>	Input/output voltage	0	5.5	V
V <sub>REF_A/B/EN</sub>	Reference voltage	0	5.5	V
I <sub>PASS</sub>	Pass transistor current		64	mA
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

### 7.3 Thermal Information

Symbol	Parameter	Value	Unit
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	TSSOP14	156.9
		CSP12 1.9×1.4	82.7
		QFN12 1.7×2.0	194.8
		QFN14 3.5×3.5	82.2
R <sub>θJC(TOP)</sub>	Junction-to-case (top) thermal resistance	TSSOP14	81.3
		CSP12 1.9×1.4	0.6
		QFN12 1.7×2.0	97.7
		QFN14 3.5×3.5	97.2
R <sub>θJB</sub>	Junction-to-board thermal resistance	TSSOP14	99
		CSP12 1.9×1.4	22.7
		QFN12 1.7×2.0	121.6
		QFN14 3.5×3.5	59.2

### 7.4 Electrical Characteristics (Note 1)

Over recommended operating free-air temperature range (unless otherwise noted).

Parameter		Test Conditions	Min	Typ	Max	Unit
V <sub>IK</sub>		I <sub>I</sub> = -18 mA, V <sub>EN</sub> = 0 V			-1.2	V
I <sub>IH</sub>		V <sub>I</sub> = 5 V, V <sub>EN</sub> = 0 V			5	μA
I <sub>CCBA</sub> (Note 2)	Leakage from V <sub>REF_B</sub> to V <sub>REF_A</sub>	V <sub>REF_B</sub> = 3.3 V, V <sub>REF_A</sub> = 1.8 V, V <sub>EN</sub> = V <sub>REF_A</sub> , I <sub>O</sub> = 0, V <sub>I</sub> = 3.3 V or GND		2.8	10	μA
I <sub>CCA</sub> +I <sub>CCB</sub>		V <sub>REF_B</sub> = 3.3 V, V <sub>REF_A</sub> = 1.8 V, V <sub>EN</sub> = V <sub>REF_A</sub> , I <sub>O</sub> = 0, V <sub>I</sub> = 3.3 V or GND		0.2		μA
I <sub>IN</sub>	Control pin current	V <sub>REF_B</sub> = 5.5 V, V <sub>REF_A</sub> = 4.5 V, V <sub>EN</sub> = 0 V to V <sub>REF_A</sub> , I <sub>O</sub> = 0 V			±1	μA
I <sub>OFF</sub>	Power Off Leakage Current	V <sub>REF_B</sub> = V <sub>REF_A</sub> = 0 V, V <sub>EN</sub> = GND, I <sub>O</sub> = 0, V <sub>I</sub> = 5 V or GND		0.3	±3.5	μA
C <sub>I(REF_A/B/EN)</sub>		V <sub>I</sub> = 3 V or 0 V		9		pF
C <sub>IO(OFF)</sub>		V <sub>O</sub> = 3 V or 0 V, V <sub>EN</sub> = 0 V		4.5	6	pF
C <sub>IO(ON)</sub>		V <sub>O</sub> = 3 V or 0 V, V <sub>EN</sub> = V <sub>REF_A</sub>		9.5	13	pF
V <sub>IH</sub>	High-level input voltage for EN pin	V <sub>REF_A</sub> = 1.5 V to 4.5 V	0.7× V <sub>REF_A</sub>			V
V <sub>IL</sub>	Low-level input voltage for EN pin	V <sub>REF_A</sub> = 1.5 V to 4.5 V			0.3× V <sub>REF_A</sub>	V
V <sub>IH</sub>	High-level input voltage for EN pin	V <sub>REF_A</sub> = 1.0 V to 1.5 V	0.8× V <sub>REF_A</sub>			V
V <sub>IL</sub>	Low-level input voltage for EN pin	V <sub>REF_A</sub> = 1.0 V to 1.5 V			0.3× V <sub>REF_A</sub>	V
Δ t/Δ v	Input transition rise or fall rate for EN pin			10		ns/V
R <sub>ON</sub> (Note 3)		V <sub>I</sub> = 0 V, I <sub>O</sub> = 64 mA, V <sub>REF_A</sub> = V <sub>EN</sub> = 3.3 V; V <sub>REF_B</sub> = 5 V		3		Ω
		V <sub>I</sub> = 0 V, I <sub>O</sub> = 64 mA, V <sub>REF_A</sub> = V <sub>EN</sub> = 1.8 V; V <sub>REF_B</sub> = 5 V		4		
		V <sub>I</sub> = 0 V, I <sub>O</sub> = 32 mA, V <sub>REF_A</sub> = V <sub>EN</sub> = 1.0 V; V <sub>REF_B</sub> = 5 V		8		

### 7.4 Electrical Characteristics (Note 1) (continued)

Over recommended operating free-air temperature range (unless otherwise noted).

Parameter	Test Conditions	Min	Typ	Max	Unit
R <sub>ON</sub> (Note 3)	V <sub>I</sub> = 0 V, I <sub>O</sub> = 32 mA, V <sub>REF_A</sub> = V <sub>EN</sub> = 1.8 V; V <sub>REF_B</sub> = 5 V		4		Ω
	V <sub>I</sub> = 0 V, I <sub>O</sub> = 32 mA, V <sub>REF_A</sub> = V <sub>EN</sub> = 2.5 V; V <sub>REF_B</sub> = 5 V		4		
	V <sub>I</sub> = 1.8 V, I <sub>O</sub> = 15 mA, V <sub>REF_A</sub> = V <sub>EN</sub> = 3.3 V; V <sub>REF_B</sub> = 5 V		5		
	V <sub>I</sub> = 1.0 V, I <sub>O</sub> = 10 mA, V <sub>REF_A</sub> = V <sub>EN</sub> = 1.8 V; V <sub>REF_B</sub> = 3.3 V		10		
	V <sub>I</sub> = 0 V, I <sub>O</sub> = 10 mA, V <sub>REF_A</sub> = V <sub>EN</sub> = 1.0 V; V <sub>REF_B</sub> = 3.3 V		6		
	V <sub>I</sub> = 0 V, I <sub>O</sub> = 10 mA, V <sub>REF_A</sub> = V <sub>EN</sub> = 1.0 V; V <sub>REF_B</sub> = 1.8 V		6.5		

Note 1: All typical values are at T<sub>A</sub> = 25°C.

Note 2: The actual supply current for UMLSF0204 is I<sub>CCA</sub> + I<sub>CCB</sub>; the leakage from V<sub>REF\_B</sub> to V<sub>REF\_A</sub> can be measured on V<sub>REF\_A</sub> and V<sub>REF\_B</sub> pin.

Note 3: Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) terminals.

### 7.5 Switching Characteristics: Translating Down, 3.3 V to 1.8 V

V<sub>REF\_A</sub> = 1.8 V, V<sub>REF\_B</sub> = 3.3 V, V<sub>EN</sub> = 1.8 V, V<sub>PU\_1</sub> = 3.3 V, V<sub>PU\_2</sub> = 1.8 V, R<sub>L</sub> = NA, V<sub>IH</sub> = 3.3 V, V<sub>IL</sub> = 0 V, V<sub>M</sub> = 1.15 V. Over recommended operating free-air temperature range (unless otherwise noted).

Parameter	From (Input)	To (Output)	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		C <sub>L</sub> = 15 pF		Unit
			Typ	Max	Typ	Max	Typ	Max	
t <sub>PLH</sub>	A or B	B or A	0.8	5.49	0.5	5.29	0.3	5.19	ns
t <sub>PHL</sub>			0.9	4.9	0.7	4.7	0.5	4.5	ns
t <sub>PLZ</sub>			8.4	18	8.4	16.5	8.3	15	ns
t <sub>PZL</sub>			6.5	45	6.4	40	6.3	37	ns
f <sub>MAX</sub>			50		100		100		MHz

**7.5 Switching Characteristics (continued): Translating Down, 3.3 V to 1.2 V**

$V_{REF\_A} = 1.2\text{ V}$ ,  $V_{REF\_B} = 3.3\text{ V}$ ,  $V_{EN} = 1.2\text{ V}$ ,  $V_{PU\_1} = 3.3\text{ V}$ ,  $V_{PU\_2} = 1.2\text{ V}$ ,  $R_L = \text{NA}$ ,  $V_{IH} = 3.3\text{ V}$ ,  $V_{IL} = 0\text{ V}$ ,  $V_M = 0.85\text{ V}$ . Over recommended operating free-air temperature range (unless otherwise noted).

Parameter	From (Input)	To (Output)	$C_L = 50\text{ pF}$		$C_L = 30\text{ pF}$		$C_L = 15\text{ pF}$		Unit
			Typ	Max	Typ	Max	Typ	Max	
$t_{PLH}$	A or B	B or A	1.1	4.1	0.7	3.9	0.4	3.8	ns
$t_{PHL}$			0.8	4.7	0.7	4.5	0.5	4.3	ns
$f_{MAX}$			50		100		100		MHz

**7.5 Switching Characteristics (continued): Translating Up, 1.8 V to 3.3 V**

$V_{REF\_A} = 1.8\text{ V}$ ,  $V_{REF\_B} = 3.3\text{ V}$ ,  $V_{EN} = 1.8\text{ V}$ ,  $V_{PU\_1} = 3.3\text{ V}$ ,  $V_{PU\_2} = 1.8\text{ V}$ ,  $R_L = 500\ \Omega$ ,  $V_{IH} = 1.8\text{ V}$ ,  $V_{IL} = 0\text{ V}$ ,  $V_M = 0.9\text{ V}$ . Over recommended operating free-air temperature range (unless otherwise noted).


Parameter	From (Input)	To (Output)	$C_L = 50\text{ pF}$		$C_L = 30\text{ pF}$		$C_L = 15\text{ pF}$		Unit
			Typ	Max	Typ	Max	Typ	Max	
$t_{PLH}$	A or B	B or A	0.6	5.7	0.4	5.3	0.1	5.13	ns
$t_{PHL}$			1.6	6.7	1.2	6.4	0.8	5.3	ns
$t_{PLZ}$			10.3	18	9.4	16.5	9	15	ns
$t_{PZL}$			13.4	45	11.5	40	9.8	37	ns
$f_{MAX}$			50		100		100		MHz

**7.5 Switching Characteristics (continued): Translating Up, 1.2 V to 1.8 V**

$V_{REF\_A} = 1.2\text{ V}$ ,  $V_{REF\_B} = 1.8\text{ V}$ ,  $V_{EN} = 1.2\text{ V}$ ,  $V_{PU\_1} = 1.8\text{ V}$ ,  $V_{PU\_2} = 1.2\text{ V}$ ,  $R_L = 500\ \Omega$ ,  $V_{IH} = 1.2\text{ V}$ ,  $V_{IL} = 0\text{ V}$ ,  $V_M = 0.6\text{ V}$ . Over recommended operating free-air temperature range (unless otherwise noted).

Parameter	From (Input)	To (Output)	$C_L = 50\text{ pF}$		$C_L = 30\text{ pF}$		$C_L = 15\text{ pF}$		Unit
			Typ	Max	Typ	Max	Typ	Max	
$t_{PLH}$	A or B	B or A	0.8	7.25	0.5	7.05	0.2	6.85	ns
$t_{PHL}$			1.8	7.03	1.4	6.5	1	5.4	ns
$f_{MAX}$			50		100		100		MHz

### 8 Parameter Measurement Information



Note 1:  $C_L$  includes probe and jig capacitance.

Note 2: All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50\Omega$ ,  $t_R \leq 2$  ns,  $t_F \leq 2$  ns.

Note 3: The outputs are measured one at a time, with one transition per measurement.

Figure 8-1. Load Circuit for Outputs




Figure 8-2. Load Circuit for Enable/Disable Time Measurement

8 Parameter Measurement Information (continued)




Figure 8-3. Voltage Waveforms  $t_{PLH}$ ,  $t_{PHL}$




Figure 8-4. Voltage Waveforms  $t_{PLZ}$ ,  $t_{PZL}$

## 9 Detailed Description

### 9.1 Overview

The UMLSF0204 series may be used in level translation applications for interfacing devices or systems operating at different interface voltages with one another. The devices are ideal for use in applications where an open-drain driver is connected to the data I/Os. The devices can achieve 100 MHz with the appropriate pull-up resistors and layout. What's more, the UMLSF0204 may also be used in applications where a push-pull driver is connected to the data I/Os.

### 9.2 Functional Block Diagram




Figure 9-1. UMLSF0204 Block Diagram

## 10 Feature Description

### 10.1 Support High Speed Translation, Greater than 100MHz

The UMLSF0204 series support more consumer or telecom interfaces (MDIO or SDIO).

### 10.2 Bidirectional Voltage Translation Without DIR Terminal

The UMLSF0204 series support automatic direction voltage translation that minimizes system effort to develop voltage translation for bidirectional interface (PMBus, I<sup>2</sup>C, or SMBus).

### 10.3 5V Tolerance on IO Port and 125°C Support

The UMLSF0204 series feature 5V tolerance and -40°C to 125°C operating temperature range that compliant with TTL levels in industrial and telecom applications.

### 10.3 I<sub>OFF</sub> Supports Partial Power Down Mode Operation

When  $V_{REF\_A}$ ,  $V_{REF\_B} = 0$ , all of data pins and EN pin are Hi-Z, inhibiting current backflow into the device.

EN logic circuit is supplied by  $V_{REF\_A}$ , once  $V_{REF\_A}$  power up first and all of data pins are unknown state until  $V_{REF\_B}$  and EN ready. No power sequence is required to enable UMLSF0204 and operate function normally.

### 10.4 Functional Modes

Table 10-1 lists the device functional modes of the UMLSF0204x.

Table 10-1. Function Table

Input EN terminal	Function	
	UMLSF0204	UMLSF0204D
H	An, Bn channel Enabled	Hi-Z
L	Hi-Z	An, Bn channel Enabled

## 11 Application Information

### 11.1 Application Information

The UMLSF0204 series are suitable for open-drain or push-pull interface like GPIO, SPI, MDIO, SMBus, PMBus, I<sup>2</sup>C, UART, SVID.

### 11.2 Typical Applications

The UMLSF0204 series are suitable for open-drain or push-pull interface like GPIO, SPI, MDIO, SMBus, PMBus, I<sup>2</sup>C, UART, SVID.





Figure 11-1. UMLSF0204 I<sup>2</sup>C Bidirectional Translation


## Package Information

### TSSOP14

#### Outline Drawing




#### Land Pattern




### CSP12 1.9×1.4

#### Outline Drawing




#### Land Pattern




### QFN12 1.7×2.0

#### Outline Drawing




#### Land Pattern




### QFN14 3.5×3.5


#### Outline Drawing



#### Land Pattern



### Packing Information



Part Number	Package Type	Carrier Width (W)	Pitch (P0)	Pitch (P1)	Reel Size (D)	PIN 1 Quadrant
UMLSF0204UE	TSSOP14	16 mm	4 mm	8 mm	330 mm	Q1
UMLSF0204H	CSP12 1.9×1.4	8 mm	4 mm	4 mm	180 mm	Q2
UMLSF0204QA	QFN12 1.7×2.0	8 mm	4 mm	4 mm	180 mm	Q1
UMLSF0204QS	QFN14 3.5×3.5	12 mm	4 mm	8 mm	330 mm	Q1
UMLSF0204DUE	TSSOP14	16 mm	4 mm	8 mm	330 mm	Q1
UMLSF0204DH	CSP12 1.9×1.4	8 mm	4 mm	4 mm	180 mm	Q2
UMLSF0204DQA	QFN12 1.7×2.0	8 mm	4 mm	4 mm	180 mm	Q1
UMLSF0204DQS	QFN14 3.5×3.5	12 mm	4 mm	8 mm	330 mm	Q1

---

## GREEN COMPLIANCE

Union Semiconductor is committed to environmental excellence in all aspects of its operations including meeting or exceeding regulatory requirements with respect to the use of hazardous substances. Numerous successful programs have been implemented to reduce the use of hazardous substances and/or emissions.

All Union components are compliant with the RoHS directive, which helps to support customers in their compliance with environmental directives. For more green compliance information, please visit:

[http://www.union-ic.com/index.aspx?cat\\_code=RoHSDeclaration](http://www.union-ic.com/index.aspx?cat_code=RoHSDeclaration)

## IMPORTANT NOTICE

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Union assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any update. Union reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible.