

Single Line ESD Protection Diode Array UM5051DA DFN2 0.6×0.3

General Description

The UM5051DA ESD protection diode is designed to replace multilayer varistors (MLVs) in portable applications such as cell phones, notebook computers, and PDA's. They feature large cross-sectional area junctions for conducting high transient currents, offer desirable electrical characteristics for board level protection, such as fast response time, lower operating voltage, lower clamping voltage and no device degradation when compared to MLVs. The UM5051DA ESD protection diode protects sensitive semiconductor components from damage or upset due to electrostatic discharge (ESD) and other voltage induced transient events. The UM5051DA is available in DFN2 0.6mm×0.3mm package with working voltage of 5 volt. It gives designer the flexibility to protect one unidirectional line in applications where arrays are not practical. Additionally, it may be "sprinkled" around the board in applications where board space is at a premium. It may be used to meet the ESD immunity requirements of IEC 61000-4-2, ±30kV air, ±25kV contact discharge.

Applications


- Cell Phone Handsets and Accessories
- Personal Digital Assistants (PDA's)
- Notebooks, Desktops and Servers
- Portable Instrumentation
- Cordless Phones
- Digital Cameras
- Peripherals
- MP3 Players

Features

- Transient Protection for Data Lines to IEC 61000-4-2 (ESD) ±30kV (Air), ±25kV (Contact)
- Small Package for Use in Portable Electronics
- Suitable Replacement for MLV's in ESD Protection Applications
- Protect One Î/O or Power Line
- Low Clamping Voltage
- Stand-Off Voltage: 5V
- Low Leakage Current
- Solid-State Silicon-Avalanche Technology

Pin Configurations

Top View





Ordering Information


Part Number	Working Voltage	Packaging Type	Channel	Marking Code	Shipping Qty
UM5051DA	5.0V	DFN2 0.6×0.3	1	E	8000pcs/7 Inch Tape & Reel

Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Peak Pulse Power (t _P =8/20μs)	P_{PK}	60	Watts
Maximum Peak Pulse Current (t _P =8/20μs)	I_{PP}	5	Amps
Lead Soldering Temperature	$T_{\rm L}$	260 (10 sec.)	${\mathcal C}$
Operating Temperature	T_{J}	-55 to +125	$\mathcal C$
Storage Temperature	T_{STG}	-55 to +150	$\mathcal C$

Symbol Definition

Parameter	Symbol
Maximum Reverse Peak Pulse Current	$ m I_{PP}$
Clamping Voltage @ I _{PP}	$V_{\rm C}$
Working Peak Reverse Voltage	$ m V_{RWM}$
Maximum Reverse Leakage Current @ V _{RWM}	$ m I_R$
Breakdown Voltage @ I _T	$ m V_{BR}$
Test Current	$ m I_T$
Forward Current	$ m I_F$
Forward Voltage @ I _F	$ m V_F$
Peak Power Dissipation	P_{PK}
Max. Capacitance @ V _R =0V, f=1MHz	C





Electrical Characteristics

(T=25 ℃, Device for 5.0V Reverse Stand-Off Voltage)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Stand-Off Voltage	V_{RWM}				5	V
Reverse Breakdown Voltage	V_{BR}	I _T =1mA	6	7.2	7.8	V
Reverse Leakage Current	I_R	$V_{RWM}=5V, T=25 ^{\circ}\text{C}$			1	μΑ
Clamping Voltage	$V_{\rm C}$	$I_{PP}=5A$, $t_P=8/20\mu s$			12	V
Forward Voltage	V_{F}	$I_F=1mA$		0.8		V
Junction Capacitance	C_{J}	$V_R=0V$, $f=1MHz$		19	26	pF
Junction Capacitance	C_{J}	$V_R=2.5V$, $f=1MHz$		11	16	pF

Applications Information

Device Connection Options

UM5051DA ESD protection diode is designed to protect one data, I/O, or power supply line. The device is unidirectional and may be used on lines where the signal polarity is above ground. The cathode dot should be placed towards the line that is to be protected.

Circuit Board Layout Recommendations for Suppression of ESD

Good circuit board layout is critical for the suppression of ESD induced transients. The following guidelines are recommended:


- 1. Place the TVS near the input terminals or connectors to restrict transient coupling.
- 2. Minimize the path length between the TVS and the protected line.
- 3. Minimize all conductive loops including power and ground loops.
- 4. The ESD transient return path to ground should be kept as short as possible.
- 5. Never run critical signals near board edges.
- 6. Use ground planes whenever possible. For multilayer printed-circuit boards, use ground vias.
- 7. Keep parallel signal paths to a minimum.
- 8. Avoid running protection conductors in parallel with unprotected conductor.
- 9. Minimize all printed-circuit board conductive loops including power and ground loops.
- 10. Avoid using shared transient return paths to a common ground point.



Package Information


UM5051DA DFN2 0.6×0.3

Outline Drawing



DIMENSIONS						
C	MILLIMETERS			INCHES		
Symbol	Min	Тур	Max	Min	Тур	Max
A	0.27	0.30	0.35	0.011	0.012	0.014
A1	0.00	0.02	0.03	0.000	0.0008	0.0012
b	0.19	0.24	0.29	0.007	0.009	0.011
D	0.595	0.62	0.645	0.023	0.024	0.025
Е	0.295	0.32	0.345	0.012	0.013	0.014
e	0.355TYP 0.014TYP			P		
L	0.16	0.19	0.23	0.006	0.007	0.009


Land Pattern



NOTES:

- 1. Compound dimension: 0.6×0.3;
- 2. Unit: mm;
- 3. General tolerance ± 0.025 mm unless otherwise specified;
- 4. The layout is just for reference.

Tape and Reel Orientation





GREEN COMPLIANCE

Union Semiconductor is committed to environmental excellence in all aspects of its operations including meeting or exceeding regulatory requirements with respect to the use of hazardous substances. Numerous successful programs have been implemented to reduce the use of hazardous substances and/or emissions.

All Union components are compliant with the RoHS directive, which helps to support customers in their compliance with environmental directives. For more green compliance information, please visit:

http://www.union-ic.com/index.aspx?cat_code=RoHSDeclaration

IMPORTANT NOTICE

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Union assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any update. Union reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible.