

# High-Speed CAN Transceiver with Standby Mode

#### UMCAN1044VS8 *SOP8* UMCAN1044NS8 *SOP8* UMCAN1044VDA *DFN8* 3.0×3.0 UMCAN1044NDA *DFN8* 3.0×3.0

### **1 Description**

The UMCAN1044 is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed CAN applications in the automotive industry, providing the differential transmit and receive capability to (a microcontroller with) a CAN protocol controller.

The UMCAN1044 offers a feature set optimized for 12 V automotive applications and excellent ElectroMagnetic Compatibility (EMC) performance. Additionally, the UMCAN1044 features:

- Ideal passive behavior to the CAN bus when the supply voltage is off
- A very low-current Standby mode with bus wake-up capability
- Excellent EMC performance, even without a common mode choke
- Variants with a  $V_{IO}$  pin can be interfaced directly with microcontrollers with supply voltages from 3.3 V and 5 V

The UMCAN1044 implements the CAN physical layer as defined in ISO 11898-2:2024 and SAE J2284-1 to SAE J2284-5. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s. Up to 8Mbit/s operation in simpler networks is possible with these devices. These features make the UMCAN1044 an excellent choice for all types of HS-CAN networks, in nodes that require a standby mode with wake-up capability via the bus.

#### **2** Applications

#### **3** Features


- High–speed CAN applications in the automotive industry
- Infrastructure and farm equipment
- Elevator
- Networked sensors/actuators
- Fully ISO 11898-2:2024, SAE J2284-1 to SAE J2284-5 and SAE J1939-14 compliant
- Supply Voltage: 4.5V to 5.5V
- $V_{IO}$  Level shifting supports 2.9V to 5.5V
- Very low-current Standby mode with local and bus wake-up capability
- Optimized for use in 12 V automotive systems
- Low Electromagnetic Emission (EME) and high Electromagnetic Immunity (EMI), according to proposed EMC Standards IEC 62228-3 and SAE J2962-2
- Up to 8 Mbps operation in simpler networks



#### **4 Ordering Information**

Part Number	Marking Code	Package Type	Shipping Qty
UMCAN1044VS8	1044VS8	SOP8	3000pcs/13Inch Tape & Reel
UMCAN1044VDA	1044V	DFN8 3.0×3.0	3000pcs/13Inch Tape & Reel
UMCAN1044NS8	1044NS8	SOP8	3000pcs/13Inch Tape & Reel
UMCAN1044NDA	1044N	DFN8 3.0×3.0	3000pcs/13Inch Tape & Reel

#### **5** Pin Configuration and Function





## **5** Pin Configuration and Function (continued)

Pin No.	Symbol	Description
1	TXD	Transmit data input
2	GND	Ground (Note 1)
3	V <sub>CC</sub>	Supply voltage
4	RXD	Receive data output; reads out data from the bus lines
5	NC	Not connected in UMCAN1044NS8 and UMCAN1044NDA versions
5	V <sub>IO</sub>	Supply voltage for I/O level adapter
6	CANL	Low-level CAN bus line
7	CANH	High-level CAN bus line
8	STB	Standby mode control input

#### Table 5-1. Pin Functions

Note 1: DFN8 package die supply ground is connected to both the GND pin and the exposed center pad. The GND pin must be soldered to board ground. For enhanced thermal and electrical performance, it is recommended that the exposed center pad also be soldered to board ground.

## 6 Specifications

#### 6.1 Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	Bus supply voltage		4.5		5.5	V
V <sub>IO</sub>	Supply voltage I/O level shifter		2.9		5.5	V
T <sub>A</sub>	Operating ambient temperature		-40		125	°C



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	Bus supply voltage		-0.3		+7	V
V <sub>IO</sub>	Supply voltage I/O level shifter		-0.3		+7	V
$V_{\text{BUS}}$	Voltage range on CANH, CANL		-40		+40	V
$V_{\text{DIF}}$	Voltage range between CANH and CANL		-40		+40	V
V	Voltage range on STB	Note 4	-0.3		V <sub>IO</sub> +0.3	V
$V_{I}$	Voltage range on TXD	Note 4	-0.3		V <sub>IO</sub> +0.3	V
Vo	Voltage range on RXD	Note 4	-0.3		V <sub>IO</sub> +0.3	V
		pulse 1	-100			V
<b>X</b> 7	Transient voltage on CANH, CANL pins (Note 5)	pulse 2a			+75	V
$V_{trt}$		pulse 3a	-150			V
		pulse 3b			+100	V
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001	All pins		±8		kV
V <sub>ESD</sub>	Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002	All pins		±2		kV
	Contact discharge, per IEC 61000-4-2	Bus pins		±10		kV
$\mathbf{I}_{\mathrm{LU}}$	Latch up, per JEDEC JESD78	Class II		800		mA
$T_{VJ}$	Virtual junction temperature		-40		150	°C
T <sub>STG</sub>	Storage temperature		-55		150	°C

## 6.2 Absolute Maximum Ratings (Note 1, 2, 3)

Note 1: Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

Note 2: All voltage values, except differential I/O bus voltages, are with respect to ground terminal.

Note 3:  $V_{IO} = V_{CC}$  in non-VIO product variants.

Note 4: Maximum voltage should never exceed 7 V.

Note 5: Verified by an external test house according to IEC TS 62228, Section 4.2.4; parameters for standard pulses defined in ISO 7637.

## 6.3 Electrical Characteristics (Static) (Note 1)

 $T_J = -40^{\circ}C$  to  $+150^{\circ}C$ ;  $V_{CC} = 4.5V$  to 5.5V;  $V_{IO} = 2.9V$  to 5.5V (Note1);  $R_L = 60\Omega$ ;  $C_L = 100 pF$  unless otherwise specified; All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Supply; pin V	CC	•				
V <sub>UVD(STB)</sub>	Standby undervoltage detection voltage on pin VCC		3.5	4	4.3	v
Vuvd(swoff)vcc	Switch-off undervoltage detection voltage on pin VCC	Variants without $V_{IO}$	2.4	2.6	2.8	v
		Variants without a $V_{IO}$ pin; STB = $V_{CC}$ ; TXD = $V_{CC}$		10	17.5	uA
		Variants with a VIO pin; $STB = V_{IO}$ ; TXD = $V_{IO}$		0.1	1	uA
I <sub>CC</sub>	Supply current	$STB = 0 V; TXD = V_{IO}$		1.6	5	mA
		STB = 0 V; TXD = 0	20	45	60	mA
		STB = 0 V; TXD = 0 V; short circuit on bus lines; -3V < (CANH=CANL) < 18V		80	110	mA
I/O level adapt	er supply; pin VIO					
Vuvd(swoff)vio	Switch-off undervoltage detection voltage on pin VIO	Variants with a VIO pin	2.4	2.6	2.8	v
		$STB = V_{IO}; TXD = V_{IO}$		8	16.5	uA
I <sub>IO</sub>	supply current on pin VIO	$STB = 0 V; TXD = V_{IO}$	5	10	30	uA
		STB = 0 V; TXD = 0V		110	300	uA
Standby mode	control input; pin STB	Γ	1			
V <sub>IH</sub>	High-level input voltage		$0.7 V_{IO}$			V
V <sub>IL</sub>	Low-level input voltage				$0.3 V_{IO}$	V
I <sub>IH</sub>	High-level input current	$STB = V_{IO}$	-1		1	uA
I <sub>IL</sub>	Low-level input current	STB = 0 V	-15		-1	uA



## 6.3 Electrical Characteristics (Static)---continued (Note 1)

 $T_J = -40^{\circ}C$  to  $+150^{\circ}C$ ;  $V_{CC} = 4.5V$  to 5.5V;  $V_{IO} = 2.9V$  to 5.5V;  $R_L = 60\Omega$ ;  $C_L = 100pF$  unless otherwise specified; All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
CAN trans	mit data input; pin TXD					
V <sub>IH</sub>	High-level input voltage		$0.7 V_{IO}$			V
V <sub>IL</sub>	Low-level input voltage				0.3V <sub>IO</sub>	V
I <sub>IH</sub>	High-level input current	$TXD = V_{IO}$	-5		5	uA
I <sub>IL</sub>	Low-level input current	TXD = 0 V	-270	-100	-60	uA
CI	Input capacitance			5	10	pF
CAN receiv	re data output; pin RXD					
Іон	High-level output current	$RXD = V_{IO} - 0.4 V$	-9	-1.5		mA
I <sub>OL</sub>	Low-level output current	RXD = 0.4V		1.5	12	mA
Driver	•					
	Dominant output	$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = 0 \text{ V}; \\ t &< t_{TO(DOM)TXD}; \\ 50 \ \Omega &\leq R_L \leq 65 \ \Omega; \\ \text{pin CANH} \end{split}$	2.75	3.5	4.5	V
V <sub>O(DOM)</sub>	voltage	$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = 0 \text{ V}; \\ t &< t_{TO(DOM)TXD}; \\ 50 \ \Omega &\leq R_L \leq 65 \ \Omega; \\ pin \text{ CANL} \end{split}$	0.5	1.5	2.25	V
		$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = 0 \text{ V}; \\ t &< t_{TO(DOM)TXD}; \\ 50 \ \Omega &\leq R_L \leq 65 \ \Omega \end{split}$	1.5		3	V
V <sub>OD(DOM)</sub>	Dominant differential output voltage	$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = 0 \text{ V}; \\ t &< t_{TO(DOM)TXD}; \\ 45 \ \Omega &\leq R_L \leq 70 \ \Omega \end{split}$	1.4		3.3	V
		$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = 0 \text{ V}; \\ t &< t_{TO(DOM)TXD}; \\ R_L &= 2240 \ \Omega \end{split}$	1.5		5	V



## 6.3 Electrical Characteristics (Static)---continued (Note 1)

 $T_J = -40^{\circ}C$  to  $+150^{\circ}C$ ;  $V_{CC} = 4.5V$  to 5.5V;  $V_{IO} = 2.9V$  to 5.5V;  $R_L = 60\Omega$ ;  $C_L = 100 pF$  unless otherwise specified; All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>SYM(DOM)</sub>	Dominant output voltage symmetry, V <sub>CC</sub> - CANH – CANL	$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = 0 \text{ V}; \\ t &< t_{\text{TO(DOM)TXD}}; \\ R_L &= 60 \ \Omega \end{split}$	-400		400	mV
V <sub>O(REC)</sub>	Recessive output voltage	$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = \text{V}_{\text{IO}}; \\ \text{R}_{\text{L}} &= \text{open} \end{split}$	2	0.5V <sub>CC</sub>	3	V
V <sub>OD(REC)</sub>	Recessive differential output voltage	$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = \text{V}_{\text{IO}}; \\ \text{R}_{\text{L}} &= \text{open} \end{split}$	-50		50	mV
V <sub>O(STB)</sub>	Bus output voltage, Standby Mode	$\begin{split} STB &= V_{IO}; \ TXD = V_{IO}; \\ R_L &= open \end{split}$	-100		100	mV
V <sub>OD(STB)</sub>	Bus differential output voltage, Standby Mode	$\begin{split} STB &= V_{IO}; \ TXD = V_{IO}; \\ R_L &= open \end{split}$	-200		200	mV
V <sub>SYM(TX)</sub>	Transmitter output voltage symmetry, (CANH + CANL)/V <sub>CC</sub>	$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = 250 \\ \text{kHz}, 1 \text{ MHz}, 2.5\text{MHz}; \text{ R}_{\text{L}} \\ &= 60 \ \Omega; \text{ C}_{\text{SPLIT}} = 4.7 \text{ nF} \end{split}$	0.9V <sub>CC</sub>		1.1V <sub>CC</sub>	v
T	Dominant	STB = 0 V; TXD = 0 V; VCC = 5 V; CANH = -15 V to 40 V; CANL = open	-100	-70		mA
I <sub>OS(DOM)</sub>	short-circuit output current	STB = 0 V; TXD = 0 V $VCC = 5 V; CANL = -15$ $V to 40 V; CANH = open$		70	100	mA
I <sub>OS(REC)</sub>	Recessive short-circuit output current	$\begin{array}{l} STB = 0 \text{ V}; \text{ TXD} = \text{V}_{\text{IO}}; \\ \text{-27 V} \leq \text{CANH} = \text{CANL} \\ \leq 32 \text{ V} \end{array}$	-5		5	mA
Receiver						
$V_{\text{TH}}$	Differential receiver threshold voltage, Normal mode	$\begin{split} STB = 0 \ V; \ \text{-}15 \ V \leq \\ CANH, \ CANL \leq 15 \ V \end{split}$	0.5		0.9	v
$V_{ID(DOM)}$	Receiver dominant voltage, Normal mode	$\begin{array}{l} STB = 0 \ V; \ \text{-15} \ V \leq \\ CANH, \ CANL \leq 15 \ V \end{array}$	0.9		9	V
V <sub>ID(REC)</sub>	Receiver recessive voltage, Normal mode	$\begin{array}{l} STB = 0 \ V; \ \text{-15} \ V \leq \\ CANH, \ CANL \leq 15 \ V \end{array}$	-4		0.5	V
V <sub>HYS</sub>	Differential receiver hysteresis voltage, Normal mode	$\begin{array}{l} STB = 0 \ V; \ \text{-15} \ V \leq \\ CANH, \ CANL \leq 15 \ V \end{array}$	50		300	mV



## 6.3 Electrical Characteristics (Static)---continued (Note 1)

 $T_J = -40^{\circ}C$  to  $+150^{\circ}C$ ;  $V_{CC} = 4.5V$  to 5.5V;  $V_{IO} = 2.9V$  to 5.5V;  $R_L = 60\Omega$ ;  $C_L = 100 pF$  unless otherwise specified; All voltages are defined with respect to ground; positive currents flow into the IC.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>TH(STB)</sub>	Differential receiver threshold voltage, Standby mode	$\begin{array}{l} STB = V_{IO}; \mbox{-}15\ V \leq \\ CANH, \ CANL \leq 15\ V \end{array}$	0.4		1.15	v
V <sub>ID(DOM)STB</sub>	Receiver dominant voltage, Standby mode	$ \begin{array}{l} \text{STB} = \text{V}_{\text{IO}}; -15 \text{ V} \leq \\ \text{CANH, CANL} \leq 15 \text{ V} \end{array} \hspace{1.5cm} 1.15 \end{array} $			9	v
$V_{ID(REC)STB}$	Receiver recessive voltage, Standby	$\begin{array}{l} STB = V_{IO}; -15 \ V \leq \\ CANH, \ CANL \leq 15 \ V \end{array}$	-4		0.4	V
I <sub>LKG(PD)</sub>	Unpowered Leakage current	$V_{CC} = V_{IO} = 0 V \text{ or}$ shorted to GND via 47 $k\Omega$ ; CANH = CANL = 5 V	-5		18	uA
R <sub>I</sub>	Input resistance	$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = V_{\text{IO}}; \\ -2 \text{ V} &\leq \text{CANH}, \text{ CANL} \\ &\leq 7 \text{ V} \end{split}$	15	30	40	kΩ
$\Delta R_{I}$	Input resistance deviation, [1 – (R <sub>IN(CANH)</sub> / R <sub>IN(CANL)</sub> )] × 100 %	$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = \text{V}_{\text{IO}}; \\ -2 \text{ V} &\leq \text{CANH, CANL} \\ &\leq 7 \text{ V} \end{split}$	-3		3	%
R <sub>ID</sub>	Differential input resistance	$\begin{split} STB &= 0 \text{ V}; \text{ TXD} = \text{V}_{\text{IO}}; \\ \text{-2 V} &\leq \text{CANH, CANL} \\ &\leq 7 \text{ V} \end{split}$	30	60	80	kΩ
C <sub>IN</sub>	Common-mode input capacitance to ground				20	pF
C <sub>ID</sub>	Differential input capacitance				10	pF
Thermal Pro	otection					
$T_{J\left( SD\right) }$	Thermal shutdown threshold	Temperature rising		185		°C

Note 1:  $V_{IO} = V_{CC}$  in non-VIO product variants.



## 6.4 Electrical Characteristics (Dynamic) (Note 1)

 $T_J = -40^{\circ}C$  to  $+150^{\circ}C$ ;  $V_{CC} = 4.5V$  to 5.5V;  $V_{IO} = 2.9V$  to 5.5V;  $R_L = 60\Omega$ ;  $C_L = 100 \text{pF}$  unless otherwise specified; all voltages are defined with respect to ground.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Transceiver tir	ning; pins CANH	, CANL, TXD and RXD; See	figure '	7-1 and	figure 7	-3
t <sub>D(TXD-BUSDOM)</sub>	Delay time from TXD to bus dominant	STB = 0 V		58	90	ns
t <sub>D(TXD-BUSREC)</sub>	Delay time from TXD to bus recessive	STB = 0 V		58	90	ns
t <sub>D(BUSDOM</sub> -RXD)	Delay time from bus dominant to RXD	STB = 0 V		60	115	ns
$t_{D(BUSREC - RXD)}$	Delay time from bus recessive to RXD	STB = 0 V		60	110	ns
t <sub>D(TXDL-RXDL)</sub>	Delay time from TXD LOW to RXD LOW	STB = 0 V	50		255	ns
t <sub>D(TXDH-RXDH)</sub>	Delay time from TXD HIGH to RXD HIGH	STB = 0 V	50		255	ns
	-	according to ISO 11898-2:202 igure 7-1 and figure 7-3	24 para	meter se	et B (t <sub>BII</sub>	(TXD))
$\Delta t_{BIT(BUS)}$	Transmitted recessive bit width deviation	$\Delta t_{BIT(BUS)} = t_{BIT(BUS)} - t_{BIT(TXD)}$	-45		10	ns
$\Delta t_{\rm REC}$	Receiver timing symmetry	$\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$	-45		15	ns
$\Delta t_{BIT(RXD)}$	Received recessive bit width deviation	$\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(TXD)}$	-80		20	ns
CAN FD timin	g characteristics	according to ISO 11898-2:202	24 para	meter se	et A (t <sub>BII</sub>	(TXD)
$\geq$ 500 ns, up t	to 2 Mbit/s); See f	igure 7-1 and figure 7-3				
$\Delta t_{BIT(BUS)}$	Transmitted recessive bit width deviation	$\Delta t_{BIT(BUS)} = t_{BIT(BUS)} - t_{BIT(TXD)}$	-65		30	ns
$\Delta t_{REC}$	Receiver timing symmetry	$\Delta t_{REC} = t_{BIT(RXD)} - t_{BIT(BUS)}$	-65		40	ns
$\Delta t_{BIT(RXD)}$	Received recessive bit width deviation	$\Delta t_{\text{REC}} = t_{\text{BIT}(\text{RXD})} - t_{\text{BIT}(\text{TXD})}$	-100		50	ns
Dominant time	e-out time					
t <sub>TO(DOM)TXD</sub>	TXD dominant time-out time	STB = 0 V; TXD = 0V, (Note 2)	0.8	2.6	6.5	ms
Mode transitio	ns	· · · · · ·				
t <sub>D(STB-NRM)</sub>	Mode change time, from standby to normal	(Note 3)	7	15	47	us



#### 6.4 Electrical Characteristics (Dynamic) --- continued (Note 1)

 $T_J = -40^{\circ}C$  to  $+150^{\circ}C$ ;  $V_{CC} = 4.5V$  to 5.5V;  $V_{IO} = 2.9V$  to 5.5V;  $R_L = 60\Omega$ ;  $C_L = 100pF$  unless otherwise specified; all voltages are defined with respect to ground.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
Bus wake-up t	Bus wake-up timing; pins CANH and CANL; See figure 9-1						
t <sub>WK(BUSDOM)</sub>	Bus dominant wake-up time	$STB = V_{IO}$ , (Note 4)	0.5		1.8	us	
t <sub>WK(BUSREC)</sub>	Bus recessive wake-up time	$STB = V_{IO}$ , (Note 4)	0.5		1.8	us	
t <sub>TO(WK)</sub> BUS	Bus wake-up time-out time	$STB = V_{IO}$ , (Note 2)	0.8	3.5	6.5	ms	
t <sub>FLTR(WK)</sub> BUS	Bus wake-up filter time	$STB = V_{IO}$ , (Note 5)	0.5		1.8	us	

Note 1:  $V_{IO} = V_{CC}$  in non-VIO product variants.

Note 2: Time-out occurs between the min and max values. Time-out is guaranteed not to occur below the min value; time-out is guaranteed to occur above the max value.

Note 3: Standby-to-Normal mode transition occurs between the min and max values. It is guaranteed not to occur below the min value; it is guaranteed to occur above the max value.

Note 4: A dominant/recessive phase shorter than the min value is guaranteed not be seen as a dominant/recessive bit; a dominant/recessive phase longer than the max value is guaranteed to be seen as a dominant/recessive bit.

Note 5: Pulses shorter than the min value are guaranteed to be filtered out; pulses longer than the max value are guaranteed to be processed.



# 7 Parameter Measurement Information



Figure 7-1. CAN transceiver timing test circuit




Figure 7-2. Test circuit for measuring transceiver transmitter driver symmetry





Figure 7-3. CAN FD timing definitions according to ISO 11898-2:2024



## 8 Block diagram



Note1: Pin 5 is not connected in non-VIO product variants. Note2:  $V_{IO} = V_{CC}$  in non-VIO product variants.

Figure 8-1. Block diagram



#### **9 Detailed Description**

#### 9.1 Operating modes

The UMCAN1044 supports three operating modes, Normal Standby. The operating mode is selected via pin STB. See Table for a description of the operating modes under normal supply conditions.

Mode	Inputs		Outputs	
Mode	Pin STB Pin		CAN driver	Pin RXD
		LOW	dominant	LOW
Normal	LOW	HIGH	*****	LOW when bus dominant
		пюп	recessive	HIGH when bus recessive
Standby	HIGH	w (Notal)	biagod to ground	follows BUS when wake-up detected
Standby	пюп	x (Note1)	biased to ground	HIGH when no wake-up detected
Off	Х	Х	Hi-Z state	Hi-Z state

Note1: 'x' = don't care.

#### 9.1.1 Normal mode

A LOW level on pin STB selects Normal mode. In this mode, the transceiver can transmit and receive data via the bus lines CANH and CANL (see Figure 8-1 for the block diagram). The differential receiver converts the analog data on the bus lines into digital data which is output on pin RXD. The slopes of the output signals on the bus lines are controlled internally.

#### 9.1.2 Standby mode

A HIGH level on pin STB selects Standby mode. In Standby mode, the transceiver is not able to transmit or correctly receive data via the bus lines. The transmitter and Normal mode receiver blocks are switched off to reduce supply current, and only a low-power differential receiver monitors the bus lines for activity.

In Standby mode, the bus lines are biased to ground to minimize system supply current. The low-power receiver is supplied from  $V_{IO}$  ( $V_{CC}$  in non- $V_{IO}$  variants) and can detect CAN bus activity even if  $V_{IO}$  is the only available supply voltage. Pin RXD follows the bus after a wake-up request has been detected. A transition to Normal mode is triggered when STB is forced LOW.

#### 9.2 Remote wake-up (via the CAN bus)

The UMCAN1044 wakes up from Standby mode when a dedicated wake-up pattern (specified in ISO 11898-2:2024) is detected on the bus. This filtering helps avoid spurious wake-up events. A spurious wake-up sequence could be triggered by, for example, a dominant clamped bus or by dominant phases due to noise or spikes on the bus.

The wake-up pattern consists of:

- a dominant phase of at least  $t_{WK(BUSDOM)}$  followed by
- a recessive phase of at least  $t_{WK(BUSREC)}$  followed by
- a dominant phase of at least  $t_{WK(BUSDOM)}$



#### 9.2 Remote wake-up (via the CAN bus)---continued

Dominant or recessive bits between the above mentioned phases that are shorter than  $t_{WK(BUSDOM)}$  and  $t_{WK(BUSREC)}$  respectively are ignored.

The complete dominant-recessive-dominant pattern must be received within  $t_{TO(WK)BUS}$  to be recognized as a valid wake-up pattern. Otherwise, the internal wake-up logic is reset. The complete wake-up pattern will then need to be retransmitted to trigger a wake-up event. Pin RXD remains HIGH until the wake-up event has been triggered.

After a wake-up sequence has been detected, the UMCAN1044 will remain in Standby mode with the bus signals reflected on RXD. Note that dominant or recessive phases lasting less than  $t_{FLTR(WK)BUS}$  will not be detected by the low-power differential receiver and will not be reflected on RXD in Standby mode.

A wake-up event is not flagged on RXD if any of the following events occurs while a valid wake-up pattern is being received:

- The UMCAN1044 switches to Normal mode
- The complete wake-up pattern was not received within t<sub>TO(WK)BUS</sub>
- A  $V_{CC}$  or  $V_{IO}$  undervoltage is detected ( $V_{CC} < V_{UVD(SWOFF)VCC}$  or  $V_{IO} < V_{UVD(SWOFF)VIO}$ ; see 9.3.3)




Figure 9-1. Wake-up Timing

#### 9.3 Fail-safe features

#### 9.3.1 TXD dominant time-out function

A 'TXD dominant time-out' timer is started when pin TXD is set LOW. If the LOW state on this pin persists for longer than  $t_{TO(DOM)TXD}$ , the transmitter is disabled, releasing the bus lines to recessive state. This function prevents a hardware and/or software application failure from driving the bus lines to a permanent dominant state (blocking all network communications). The TXD dominant time-out timer is reset when pin TXD is set HIGH.

#### 9.3.2 Internal biasing of TXD and STB input pins

Pins TXD and STB have internal pull-ups to  $V_{CC}$  ( $V_{IO}$  for variants with a  $V_{IO}$  pin) to ensure a safe, defined state in case one or both of these pins are left floating. Pull-up currents flow in these pins in all states; both pins should be held HIGH in Standby mode to minimize supply current.



#### 9.3.3 Undervoltage detection on pins $V_{CC}$ and $V_{IO}$

If  $V_{CC}$  drops below the standby undervoltage detection level,  $V_{UVD(STB)VCC}$ , the transceiver switches to Standby mode. The logic state of pin STB is ignored until  $V_{CC}$  has recovered.

In versions with a  $V_{IO}$  pin, if  $V_{IO}$  drops below the switch-off undervoltage detection level ( $V_{UVD(SWOFF)VIO}$ ), the transceiver switches off and disengages from the bus (zero load) until  $V_{IO}$  has recovered.

In versions without a  $V_{IO}$  pin, if  $V_{CC}$  drops below the switch-off undervoltage detection level ( $V_{UVD(SWOFF)VCC}$ ), the transceiver switches off and disengages from the bus (zero load) until  $V_{CC}$  has recovered.

#### **9.3.4 Overtemperature protection**

The output drivers are protected against overtemperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature,  $T_{J(SD)}$ , both output drivers are disabled. When the virtual junction temperature drops below  $T_{J(SD)}$  again, the output drivers recover once TXD has been reset to HIGH. Including the TXD condition prevents output driver oscillation due to small variations in temperature.

#### 9.3.5 V<sub>IO</sub> supply pin

Pin  $V_{IO}$  should be connected to the microcontroller supply voltage. This will adjust the signal levels of pins TXD, RXD and STB to the I/O levels of the microcontroller. Pin  $V_{IO}$  also provides the internal supply voltage for the low-power differential receiver in the transceiver. For applications running in low-power mode, this allows the bus lines to be monitored for activity even if there is no supply voltage on pin  $V_{CC}$ .

For variants of the UMCAN1044 without a  $V_{IO}$  pin, all circuitry is connected to  $V_{CC}$  (pin 5 is not bonded). The signal levels of pins TXD, RXD and STB are then compatible with 5 V microcontrollers. This allows the device to interface with both 3.3 V and 5 V-supplied microcontrollers, provided the microcontroller I/Os are 5 V tolerant.




# **10 Package Information**

## SOP8

### **Outline Drawing**

		DIMENSIONS						
	→ ← c	Symbol	MIL	LIMET	ERS	]	INCHES	5
		Symbol	Min	Тур	Max	Min	Тур	Max
		А	1.35	1.55	1.75	0.053	0.061	0.069
		A1	0.10	1	0.25	0.004	Ι	0.010
		A2	1.25	-	1.65	0.049	1	0.065
	ЧЧ ЧЧ	b	0.30	-	0.51	0.012	1	0.020
▎_┻──▋──▋──▋── └╡┱	₽ <b>↓</b>	с	0.15	1	0.25	0.006	Ι	0.010
Top View	End View	D	4.70	4.90	5.10	0.185	0.193	0.200
· · · · · · · · · · · · · · · · · · ·		Е	3.80	3.90	4.00	0.150	0.154	0.157
		E1	5.80	6.00	6.20	0.228	0.236	0.244
· · · · · · · ·		e		1.27BSC		0	.050 BS	С
Side View		L	0.40	-	1.27	0.015	-	0.050
		θ	0 °	-	8 °	0 °	-	8 °


## Land Pattern








## DFN8 3.0×3.0





#### Land Pattern





# **Packing Information**





Part Number	Package Type	Carrier Width (W)	Pitch (P0)	Reel Size (D)	PIN 1 Quadrant
UMCAN1044VS8	SOP8	12 mm	4 mm	330 mm	Q1
UMCAN1044VDA	DFN8 3.0×3.0	12 mm	4 mm	330 mm	Q1
UMCAN1044NS8	SOP8	12 mm	4 mm	330 mm	Q1
UMCAN1044NDA	DFN8 3.0×3.0	12 mm	4 mm	330 mm	Q1



## **GREEN COMPLIANCE**

Union Semiconductor is committed to environmental excellence in all aspects of its operations including meeting or exceeding regulatory requirements with respect to the use of hazardous substances. Numerous successful programs have been implemented to reduce the use of hazardous substances and/or emissions.

All Union components are compliant with the RoHS directive, which helps to support customers in their compliance with environmental directives. For more green compliance information, please visit:

http://www.union-ic.com/index.aspx?cat\_code=RoHSDeclaration

## **IMPORTANT NOTICE**

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Union assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any update. Union reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible.