

3.3 V Differential Multipoint Low Voltage M-LVDS Driver Receiver

UM3400S8 *SOP8* UM3401S8 *SOP8*

General Description

The UM340XS8 Series are pure 3.3V supply differential Multipoint Low Voltage (M–LVDS) line Drivers and Receivers. Devices UM3400S8 and UM3401S8 are TIA/EIA–899 compliant. UM3400S8 offers the Type 1 receiver threshold at 0.0V. UM3401S8 offers the Type 2 receiver threshold at 0.1 V.

These devices have Type 1 and Type 2 receivers that detect the bus state with as little as 50 mV of differential input voltage over a common-mode voltage range of -1V to 3.4V. The Type 1 receivers have near zero thresholds (± 50 mV) and exhibit 25 mV of differential input voltage hysteresis to prevent output oscillations with slowly changing signals or loss of input. Type 2 receivers include an offset threshold to provide a detectable voltage under open-circuit, idle-bus, and other faults conditions. UM3400S8 and UM3401S8 support Simplex or Half Duplex bus configurations.

Applications

- Low-Power High-Speed Short-Reach Alternative to TIA/EIA-485
- Backplane or Cabled Multipoint Data and Clock Transmission
- Cellular Base Stations
- Central–Office Switches
- Network Switches and Routers

Features

- Low–Voltage Differential 30 Ω to 55 Ω Line Drivers and Receivers for Signaling Rates Up to 100 Mbps
- Type 1 Receivers Incorporate 25 mV of Hysteresis
- Type 2 Receivers Provide an Offset (100 mV) Threshold to Detect Open-Circuit and Idle-Bus Conditions
- Meets or Exceeds the M–LVDS Standard TIA/EIA–899 for Multipoint Data Interchange
- Controlled Driver Output Voltage Transition Times for Improved Signal Quality
- -1 V to 3.4 V Common–Mode Voltage Range Allows Data Transfer With up to 2 V of Ground Noise
- Bus Pins High Impedance When Disabled or $V_{CC} \le 1.5 \text{ V}$
- M–LVDS Bus Power Up/Down Glitch Free
- Operating range: $V_{CC} = 3.3 \pm 10\%$ V (3.0 to 3.6V)
- Operation from $-40 \,^{\circ}{\rm C}$ to 85 $^{\circ}{\rm C}$
- Latch-Up Performance Exceeds 200mA
- These are Pb–Free Devices




Ordering Information

Part Number	Temp. Range	Marking Code	Package Type	Shipping Qty
UM3400S8	-40 °C to +85 °C	UM3400S8	SOP8	3000pcs/13Inch Tape & Reel
UM3401S8	-40 °C to +85 °C	UM3401S8	SOP8	3000pcs/13Inch Tape & Reel

Pin Configurations

Top View





Pin Description

Number	Name	I/O Type	Open Default	Function
1	R	LVCMOS Output		Receiver Output Pin
2	RE	LVCMOS Input	HIGH	Receiver Enable Input Pin (LOW = Active, HIGH = High Z Output)
3	DE	LVCMOS Input	LOW	Driver Enable Input Pin (LOW = High Z Output, HIGH=Active)
4	D	LVCMOS Input		Driver Input Pin
5	GND			Ground Supply pin. Pin must be connected to power supply to guarantee proper operation.
6	А	M-LVDS Input/Output		Transceiver True Input /Output Pin
7	В	M-LVDS Input/Output		Transceiver Invert Input /Output Pin
8	V _{CC}			Power Supply pin. Pin must be connected to power supply to guarantee proper operation.

Absolute Maximum Ratings (Note1, 2)

Symbol	Parameter		Value	Unit
V _{CC}	Supply	Voltage	-0.3 to 4.0	V
V	Input Voltage	D, DE, RE	-0.3 to 4.0	v
V_{IN}	A, B (3400, 3401)	A, B (3400, 3401)	-1.8 to 4.0	v
V	Output Voltogo	R	-0.3 to V _{CC} +0.3	v
V _{OUT}	Output Voltage	A, B	-1.8 to 4.0	v
T _A	Operating Temperature Range, Industrial		-40 to 85	C
T _{stg}	Storage Tem	perature Range	-65 to 150	C

Note1: Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Note2: Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and not valid simultaneously. If stress limits are exceeded device functional operation is not implied, damage may occur and reliability may be affected.



Thermal Characteristics

Symbol	Thermal Metric	Value	Unit
θ_{JA}	Junction-to-ambient thermal resistance	110	°C/W
θ_{JC}	Junction-to-case thermal resistance	54	C/ W

Electrical Characteristics (Static)

 $V_{CC} = 3.3 \pm 10\%$ V (3.0 to 3.6V), GND = 0 V, $T_A = -40^{\circ}$ C to +85°C (See Notes 1, 2, 3)

Symbol	Parameter		Min	Тур	Max	Unit
		Receiver Disabled and Driver Enabled. \overline{RE} and DE at V_{CC} ; $R_L = 50 \Omega$; All others open		13	22	
т	Power Supply	Driver and Receiver Disabled. \overline{RE} at V _{CC} ; DE at 0 V; R _L = No Load; All others open		1	4	mA
I _{CC}	Current	Driver and Receiver Enabled. \overline{RE} at 0 V; DE at V _{CC} ; R _L = 50 Ω ,; All others open		16	24	ША
		Receiver Enabled and Driver Disabled. \overline{RE} at 0v; DE at 0 V; $R_L = 50 \Omega$; All others open			13	
V_{IH}		Input HIGH Voltage	2		V _{CC}	V
V _{IL}		Input LOW Voltage	GND		0.8	V
V _{BUS}	Voltage at any bus terminal V _A , V _B		-1.4		3.8	V
V _{ID}	Magnitude of differential input voltage		0.05		V _{CC}	V
Driver						
V _{AB}	Dif	ferential output voltage magnitude (see Figure 2)	480		650	mV
$\Delta V_{AB} $	Change i	n Differential output voltage magnitude between logic states (see Figure 2)	-50		50	mV
V _{OS(SS)}	Stead	y state common mode output voltage (see Figure 3)	0.8		1.2	V
$\Delta V_{OS(SS)}$	Change	in Steady state common mode output voltage between logic states (see Figure 3)	-50		50	mV
V _{OS(PP)}	Peak-to	p-peak common-mode output voltage (see Figure 3)			150	mV
V _{AOC}	Maximum steady-state open-circuit output voltage (see Figure 7)		0		2.4	V
V _{BOC}	Maximum steady-state open-circuit output voltage (see Figure 7)		0		2.4	V
V _{P(H)}	Voltage overshoot, low-to-high level output (see Figure 5)				$1.2V_{SS}$	V
V _{P(L)}	Voltage overshoot, high-to-low level output (see Figure 5)		$-0.2V_{SS}$			V
I _{IH}	High-level input current (D, DE) $V_{IH} = 2 V$		0		10	μΑ
I _{IL}		Low-level input current (D, DE) $V_{IL} = 0.8 V$	0		10	μΑ
I _{OS}	Differentia	al short-circuit output current magnitude (see Figure 4)			24	mA



Electrical Characteristics (Static) — continued

 $V_{CC} = 3.3 \pm 10\% V$ (3.0 to 3.6V), GND = 0 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ (See Notes 1, 2, 3)

Receiver Symbol	Paran	notor		Min	Twn	Max	Unit
Symbol			T	IVIIII	Тур		Umu
V_{IT^+}	Positive-going Differential Inpu Threshold (See Figure 9 & Table		Туре1 Туре2			50 150	mV
			· · · ·	-50		150	
V _{IT-}	Negative-going Differential Inp Threshold (See Figure 9 & Table		Type1				mV
			Type2	50	25		
V _{HYS}	Differential Input Voltage Hyste Figure 9)	resis (See	Type1		25		mV
		1. 77	Type2		0		• •
V_{OH}	High-level output vo			2.4			V
V _{OL}	Low-level output vo	oltage ($I_{OH} =$	8 mA)			0.4	V
I_{IH}	RE High-level input	current (V _{IH}	= 2 V)	-10		0	μΑ
I _{IL}	RE Low-level input	current (V _{IL} =	= 0.8 V)	-10		0	μΑ
I _{OZ}	High-impedance state output	current (Vo	= 0 V or 3.6 V)	-10		15	μA
	Input Capacitance $V_I = 0.4 \sin(3)$	$0E^6\pi t) + 0.5$	V, other outputs at		3		nF
C_A/C_B	1.2V using HP4194A impeda	ince analyzer	(or equivalent)		5		pF
C_{AB}	Differential Input Capacitance	V _{AB} = 0.4 sin	(30E ^o πt) V, other			2.5	pF
C_{AB}	outputs at 1.2 V using HP4194A impedance analyzer (or equivalent)				2.5	pr	
C _{A/B}	Input Capacitance Balance, (C_A/C_B)		99		101	%	
	it and Output						
Dus inpe		V_=3	.8V, V _B =1.2V	0		32	
I _A	Input Current Receiver or		or 2.4V, $V_B = 1.2V$	-20		20	μA
•A	Transceiver with Driver Disabled		$1.4V, V_B = 1.2V$	-32		0	- P2 1
			$.8V, V_A=1.2V$	0		32	
I _B	Input Current Receiver or		or 2.4V, $V_A = 1.2V$	-20		20	μA
2	Transceiver with Driver Disabled	$V_B = -$	1.4V, V _A =1.2V	-32		0	
I_{AB}	Differential Input Current Rece			-4		4	μΑ
-AD	disabled $(I_A - I_B)$; $V_A =$		$V_{\rm A} \le 3.8 \text{ V}$.8V, V _B =1.2V	0		32	•
т	Input Current Receiver or Transceiver Power Off		$r 2.4V, V_B = 1.2V$	-20		20	
$I_{A(OFF)}$	$0V \le V_{CC} \le 1.5$		$\frac{1.4V, V_{B}=1.2V}{1.4V, V_{B}=1.2V}$	-32		0	μA
			$\frac{1.4 \text{ v}, \text{ v}_{B} = 1.2 \text{ v}}{.8 \text{V}, \text{V}_{A} = 1.2 \text{V}}$	-32		32	
т	Input Current Receiver or Transceiver Power Off		$r 2.4V, V_A = 1.2V$	-20		20	
I _{B(OFF)}	$0V \le V_{CC} \le 1.5$		$1.4V, V_A = 1.2V$	-32		0	μA
	Receiver Input or Transceiver Inp			-32		0	
$I_{AB(OFF)}$	Input Curre	ent; $(I_A - I_B)$		-4		4	μΑ
C _A	$\frac{V_A = V_B, 0 \le V_{CC} \le 1.5 \text{ V}, -1.4 \le V_A \le 3.8 \text{ V}}{\text{Transceiver Input Capacitance with Driver Disabled } V_A = 0.4 \\ \sin(30E^6\pi t) + 0.5 \text{ V} using HP4194A impedance analyzer (or activation of the second $			5		pF	
C _B	equivalent); $V_B = 1.2 V$ Transceiver Input Capacitance with Driver Disabled $V_B = 0.4$ $sin(30E^6\pi t) + 0.5 V$ using HP4194A impedance analyzer (or equivalent); $V_A = 1.2 V$			5		pF	
C _{AB}	Transceiver Differential Input Capacitance with Driver Disabled $V_A = 0.4 \sin(30E^6\pi t) + 0.5 V using HP4194A$ impedance analyzer (or equivalent); $V_B = 1.2 V$				3.0	pF	
C _{A/B}	Transceiver Input Capacitance (C_A)	Balance with	n Driver Disabled,	99		101	%



Electrical Characteristics (Static) — continued

 $V_{CC} = 3.3 \pm 10\% V$ (3.0 to 3.6V), GND = 0 V, $T_A = -40^{\circ}C$ to $+85^{\circ}C$ (See Notes 1, 2, 3)

ESD And Latch Up Performance						
Symbol		Parameter			Unit	
	Electrostatic	Human Body Model	A, B	<u>±8</u>		
V _(ESD)	discharge	(JEDEC Standard 22, Method A114–A)	All Other Pins	<u>+4</u>	kV	
Latch Up Performance		JEDEC Standard No.78D		±200	mA	

Note1: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

Note2: See Figure 1. DC Measurements reference.

Note3: Typ value at 25 $^\circ\!\!C$ and 3.3V V_{CC} supply voltage

Electrical Characteristics (Dynamic)

 $V_{CC} = 3.3 \pm 10\%$ V (3.0 to 3.6 V), GND = 0 V, $T_A = -40^{\circ}$ C to +85°C (Note 1,2)

$\begin{array}{ $	Symbol	Parameter			Тур	Max	Unit
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Driver						
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t _{PLH} /t _{PHL}	Propagation Delay (See Figure 5)			2.5	3.5	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$t_{\rm PHZ}/t_{\rm PLZ}$	(See Figure 6)				7	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t_{PZH}/t_{PZL}		state			7	ns
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t _{SK(P)}	Pulse Skew $(t_{PLH} - t_{PHL})$ (See Figure 5)				350	ps
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	t _{SK(PP)}	Device to Device Skew similar path and conditions (Se	ee Figure 5)			0.9	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		30k samples. Source jitter de-embedded from Output			2	3	ps
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t _{JIT(PP)}	and 90% points, 100k samples. Source jitter de-embedded from			30	130	ps
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t _r /t _f	Differential Output rise and fall times (See Figure 5)				1	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Receiver						
$ \begin{array}{c c c c c c } \hline \mbox{Disable Time HIGH or LOW state to High Impedance} & \mbox{Ind} & \mbo$	t _{PLH} /t _{PHL}	Propagation Delay (See Figure 10)		2	3.6	6	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t_{PHZ}/t_{PLZ}		lance			10	ns
$\frac{t_{SK(P)}}{t_{SK(PP)}} \begin{array}{ c c c c c c c c c c c c c c c c c c c$	t_{PZH}/t_{PZL}		state			15	ns
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	t _{SK(P)}	Pulse Skew ($ t_{PLH} - t_{PHL} $) (See Figure 10), C _L =15pF					ps
$\frac{t_{JIT(PER)}}{t_{JIT(PER)}} \begin{array}{c} \mbox{Period Jitter RMS, 50 MHz (Source: VID = 200 mV_{PP} f V_{CM} = 1 V, \\ t_r/t_f 0.5 ns, 10 and 90 \% points, 30k samples. Source jitter \\ de=embedded from Output values) (See Figure 12) \end{array} \begin{array}{c} \mbox{4} & 7 & ps \\ \mbox{Peak-to-peak Jitter, 100 Mbps 2^{15}-1 PRBS (Source \\ t_r/t_f 0.5 ns, 10 and 90\% points, 100k samples. Source \\ jitter de=embedded from Output values) \\ \mbox{(See Figure 12)} \end{array} \begin{array}{c} \mbox{Type1} & 200 & 700 \\ \mbox{Type2} & 225 & 800 \end{array} \end{array}$	t _{SK(PP)}		• •			1	ns
$t_{JIT(PP)} \begin{array}{c c} Peak-to-peak Jitter, 100 Mbps 2^{15}-1 PRBS (Source t_r/t_f 0.5 ns, 10 and 90\% points, 100k samples. Source jitter de-embedded from Output values) (See Figure 12) Type2 225 800 ps \\ \hline Type2 225 800 \\ \hline Type2 225 800 \\ \hline Type2 225 800 \\ \hline Type2 800$	t _{JIT(PER)}	Period Jitter RMS, 50 MHz (Source: VID = 200 mV _{PP} f V _{CM} =1 V, t_r/t_f 0.5 ns, 10 and 90 % points, 30k samples. Source jitter			4	7	ps
tjitter de-embedded from Output values) (See Figure 12) Type2 225 800	+	Peak-to-peak Jitter, 100 Mbps 2 ¹⁵ -1 PRBS (Source			200	700	20
	L _{JIT(PP)}	itter de-embedded from Output values)			225	800	ps
	t_r/t_f		, C _L =15pF	2.3		3.5	ns

Note1: Device will meet the specifications after thermal equilibrium has been established when



mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm.

Note2: Typ value at 25 °C and 3.3 V_{CC} supply voltage.

Parameter Measurement Information






Figure 1. Driver Voltage and Current Definitions



Notes: A. All resistors are 1% tolerance. Figure 2. Differential Output Voltage Test Circuit



- Notes: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, pulse frequency = 500 kHz, duty cycle = 50 ±5%.
 - B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are 20% tolerance.
 - C. R1 and R2 are metal film, surface mount, 1% tolerance, and located within 2 cm of the D.U.T.
 - D. The measurement of $V_{\text{OS}(\text{PP})}$ is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 3. Test Circuit and Definitions for the Driver Common-Mode Output Voltage










Figure 4. Driver Short-Circuit Test Circuit



- Notes: A. All input pulses are supplied by a generator having the following characteristics:
 - t_r or $t_f \leq 1ns,$ frequency = 500 kHz, duty cycle = 50 $\pm 5\%.$
 - B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are 20%.
 - C. R1 is a metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
 - D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 5. Driver Test Circuit, Timing, and Voltage Definitions for the Differential Output Signal





- Notes: A. All input pulses are supplied by a generator having the following characteristics: t_r or $t_f \le 1$ ns, frequency = 500 kHz, duty cycle = 50 ± 5%.
 - B. C1, C2 and C3 include instrumentation and fixture capacitance within 2 cm of the D.U.T. and are 20%.
 - C. R1 and R2 are metal film, surface mount, and 1% tolerance and located within 2 cm of the D.U.T.
 - D. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 6. Driver Enable and Disable Time Circuit and Definitions





Figure 7. Maximum Steady State Output Voltage





Notes: A. All input pulses are supplied by an Agilent 8304A Stimulus System.

B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software

- C. Period jitter is measured using a 50 MHz 50 \pm 1% duty cycle clock input. D. Peak–to–peak jitter is measured using a 100 Mbps 2¹⁵–1 PRBS input.







Figure 9. Receiver Voltage and Current Definitions

UM3400/3401






- Notes: A. All input pulses are supplied by a generator having the following characteristics: tr or tf ≤ 1 ns, frequency = 1 MHz, duty cycle = 50±5%. C_L is a combination of a 20%-tolerance, low-loss ceramic, surface-mount capacitor and fixture capacitance within 2 cm of the D.U.T.
 - B. The measurement is made on test equipment with a -3 dB bandwidth of at least 1 GHz.

Figure 10. Receiver Timing Test Circuit and Waveforms









Figure 11. Receiver Enable/Disable Time Test Circuit and Waveforms





- Notes: A. All input pulses are supplied by an Agilent 8304A Stimulus System.
 - B. The measurement is made on a TEK TDS6604 running TDSJIT3 application software C. Pariod iitter is measured using a 50 MHz 50 \pm 1% duty cycle clock input
 - C. Period jitter is measured using a 50 MHz 50 \pm 1% duty cycle clock input. D. Peak–to–peak jitter is measured using a 100 Mbps 2¹⁵–1 PRBS input.

Figure 12. Receiver Jitter Measurement Waveforms








Figure 13. Equivalent Input and Output Schematic Diagrams

Table 1. Type 1 Acceiver input 1 meshold Test voltages					
Applied	Voltages	Resulting Differential Input Voltage	Resulting Common– Mode Input Voltage	Receiver Output	
V _{IA}	V _{IB}	V _{ID}	V _{IC}	(Note1)	
2.400	0.000	2.400	1.200	Н	
0.000	2.400	-2.400	1.200	L	
3.425	3.375	0.050	3.400	Н	
3.375	3.425	-0.050	3.400	L	
-0.975	-1.025	0.050	-1.000	Н	
-1.025	-0.975	-0.050	-1.000	L	

Table 1. Type1 Receiver Input Threshold Test Voltages

Note1: $H = High level, L = Low level, output state assumes receiver is enabled (<math>\overline{RE}=L$)



Applied	Voltages	Resulting Differential Input Voltage	Resulting Common– Mode Input Voltage	Receiver Output
V _{IA}	V _{IB}	V _{ID}	V _{IC}	(Note)
2.400	0.000	2.400	1.200	Н
0.000	2.400	-2.400	1.200	L
3.475	3.325	0.150	3.400	Н
3.425	3.375	0.050	3.400	L
-0.925	-1.075	0.150	-1.000	Н
-0.975	-1.025	0.050	-1.000	L

Table 2. Type2 Receiver Input Threshold Test Voltage

Note: H = High level, L = Low level, output state assumes receiver is enabled (\overline{RE} =L)

Device function

	Table 3. Device function 7	Fable		
	Inputs		Out	tput
	$V_{ID} = V_A - V_B$	RE	1	ĸ
Γ	$V_{ID} \ge 50 \text{ mV}$	L	H	ł
Type 1 Receiver	$-50 \ mV < V_{\rm ID} < 50 \ mV$	L	•	?
(UM3400)	$V_{\rm ID} \leq -50~mV$	L	I	
	Х	Н	2	Z
	Х	Open	2	Z
	Open	L		?
	Inputs		Output	
	$\mathbf{V_{ID}} = \mathbf{V_A} - \mathbf{V_B}$	RE	R	
	$V_{ID} \ge 150 \text{ mV}$	L	Η	ł
Type 2 Receiver	$50 \text{ mV} < V_{ID} < 150 \text{ mV}$	L	?	
(UM3401)	$V_{\rm ID} \leq 50~mV$	L	L	
	Х	Н	Z	
	Х	Open	Z	
	Open	L	I	
	Input	Enable	Out	put
	D	DE	A / Y	B / Z
	L	Н	L	Н
Driver	Н	Н	Н	L
	Open	Н	L	Н
	Х	Open	Z	Z
	Х	L	Z	Z

H = High, L = Low, Z = High Impedance, X = Don't Care, ? = Indeterminate



Applications Information

Receiver Input Threshold (Failsafe)

The MLVDS standard defines a type 1 and type 2 receiver. Type 1 receivers include no provisions for failsafe and have their differential input voltage thresholds near zero volts. Type 2 receivers have their differential input voltage thresholds offset from zero volts to detect the absence of a voltage difference. The impact to receiver output by the offset input can be seen in Table 3 and Figure 14.

Receiver Type	Output Low	Output High
Type 1	$-2.4 \text{ V} \le V_{\text{ID}} \le -0.05 \text{ V}$	$0.05~\mathrm{V} \leq \mathrm{V_{ID}} \leq 2.4~\mathrm{V}$
Type 2	$-2.4 \ V \le V_{ID} \le 0.05 \ V$	$0.15 \ V \le V_{ID} \le 2.4 \ V$

Table 3. Receiver Input Threshold Requirements




Figure 14. Receiver Differential Input Voltage Showing Transition Regions by Type

Live Insertion/Glitch–Free Power Up/Down

The UM3400/3401 provides a glitch–free power up/down feature that prevents the M–LVDS outputs of the device from turning on during a power up or power down event. This is especially important in live insertion applications, when a device is physically connected to an M–LVDS multipoint bus and V_{CC} is ramping. While the M–LVDS interface for these devices is glitch free on power up/down, the receiver output structure is not. The glitch on the R pin is independent of the RE voltage. Any complications or issues from this glitch are easily resolved in power sequencing or system requirements that suspend operation until V_{CC} has reached a steady state value.

Simplex Theory Configurations: Data flow is unidirectional and Point-to-Point from one Driver to one Receiver. UM3400 and UM3401 devices provide a high signal current allowing long drive runs and high noise immunity. Single terminated interconnects yield high amplitude levels. Parallel terminated interconnects yield typical MLVDS amplitude levels and minimizes reflections. See Figures 15 and 16. A UM3400 and UM3401 can be used as the driver or as a receiver.






Figure 16. Parallel–Terminated Simplex

Simplex Multidrop Theory Configurations: Data flow is unidirectional from one Driver with one or more Receivers Multiple boards required. Single terminated interconnects yield high amplitude levels. Parallel terminated interconnects yield typical MLVDS amplitude levels and minimizes reflections. On the Evaluation Test Board, Headers P1, P2, and P3 may be used as need to interconnect transceivers to a each other or a bus. See Figures 20 and 21. A UM3400 and UM3401 can be used as the driver or as a receiver.




Figure 17. Multidrop or Distributed Simplex with Single Termination




Figure 18. Multidrop or Distributed Simplex with Double Termination

Half Duplex Multinode Multipoint Theory Configurations: Data flow is unidirectional and selected from one of multiple possible Drivers to multiple Receivers. One "Two Node" multipoint connection can be accomplished with a single evaluation test board. More than Two Nodes requires multiple evaluation test boards. Parallel terminated interconnects yield typical MLVDS amplitude levels and minimizes reflections. Parallel terminated interconnects yield typical LMVDS amplitude levels and minimizes reflections. On the Test Board, Headers P1, P2, and P3 may be used as need to interconnect transceivers to each other or a bus. See Figure 19. A UM3401 can be used as the driver or as a receiver.








Figure 19. Multinode Multipoint Half Duplex (Requires Double Termination)




Package Information

Outline Drawing D ٣ Top View End View

DIMENSIONS						
Symbol	MILLIMETERS			INCHES		
	Min	Тур	Max	Min	Тур	Max
А	1.35	1.55	1.75	0.05	0.06 1	0.06 9
A1	0.10	-	0.25	0.004	-	0.010
A2	1.25	-	1.65	0.049	-	0.065
b	0.30	-	0.51	0.012	-	0.020
с	0.15	-	0.25	0.006	-	0.010
D	4.70	4.90	5.10	0.185	0.193	0.200
Е	3.80	3.90	4.00	0.150	0.154	0.157
E1	5.80	6.00	6.20	0.228	0.236	0.244
e	1.27BSC		0.050 BSC			
L	0.40	-	1.27	0.016	-	0.050
θ	0 °	-	8 °	0 °	-	8 °

Land Pattern


Side View



UM3400 SOP8

-c


Tape and Reel Orientation








UM3401 SOP8



DIMENSIONS						
Symbol	MILLIMETERS			INCHES		
	Min	Тур	Max	Min	Тур	Max
А	1.35	1.55	1.75	0.05 3	0.06 1	0.06 9
A1	0.10	-	0.25	0.004	-	0.010
A2	1.25	-	1.65	0.049	-	0.065
b	0.30	-	0.51	0.012	-	0.020
с	0.15	-	0.25	0.006	-	0.010
D	4.70	4.90	5.10	0.185	0.193	0.200
E	3.80	3.90	4.00	0.150	0.154	0.157
E1	5.80	6.00	6.20	0.228	0.236	0.244
e	1.27BSC			0.050 BSC		
L	0.40	-	1.27	0.016	-	0.050
θ	0 °	-	8 °	0 °	-	8 °

Land Pattern





Tape and Reel Orientation





Packing Information





Part Number	Package Type	Carrier Width(W)	Pitch(P0)	Reel Size(D)
UM400S8	SOP8	12 mm	4 mm	330 mm
UM3401S8	SOP8	12 mm	4 mm	330 mm



GREEN COMPLIANCE

Union Semiconductor is committed to environmental excellence in all aspects of its operations including meeting or exceeding regulatory requirements with respect to the use of hazardous substances. Numerous successful programs have been implemented to reduce the use of hazardous substances and/or emissions.

All Union components are compliant with the RoHS directive, which helps to support customers in their compliance with environmental directives. For more green compliance information, please visit:

http://www.union-ic.com/index.aspx?cat_code=RoHSDeclaration

IMPORTANT NOTICE

The information in this document has been carefully reviewed and is believed to be accurate. Nonetheless, this document is subject to change without notice. Union assumes no responsibility for any in accuracies that may be contained in this document, and makes no commitment to update or to keep current the contained information, or to notify a person or organization of any update. Union reserves the right to make changes, at any time, in order to improve reliability, function or design and to attempt to supply the best product possible.



Union Semiconductor, Inc Add: Unit 606, No.570 Shengxia Road, Shanghai 201210 Tel: 021-51093966 Fax: 021-51026018 Website: www.union-ic.com